



		Home Se		Patants		Data Gervices — He		
My Ascount	1	My Portfolios	1	My Alerts	1	My Saved Searches	ŧ	Invite a Friend
Particles Choose	٦							
Add to								
Add to portfolio								

Title:	REMOTE MEASUREMENT AND CONDITIONING FUNC	UNIT WITH INTEGRATED LINE MEASUREMENT :TIONALITY						
Document Type and Number:	Wipo Patent WO/1995/022221	Kind Code: A1						
Link to this page:	http://www.freepalentsonline.com/WO1995022221.html							
Abstract:	A processor-controlled integrated lelephone line measurement and conditioning apparatus installable at a remote after provides a multiplicity of measurement and conditioning functions that are selectively executable in response to command size used from a supervisory command size. The dual measurement and conditioning capabilities of the architecture of the present invention impart both virtual remote measurement until CRMU functionality and trust metalial occess suit (MAU) functionality that may be individually accessed and controlled. The RMU operates primarily as a test head that performs mechanized loop testing (MLT) tasks, white the MAU is operative to impart prescribed electrical conditions to a specified into orizoit. When controllably accessed to operate as a virtual RMU, the present invention responds to instructions from a command site (loop maintenance operations system) and performs single-line demand tests on a filme provided by a pair gain system. To operate as an MAU, the system receives commands from a direct access test unit (DATU) and performs line conditioning functions on the test line provided by the pair gain system.							
inventors:	Foster, Derek G. Su, Edward Kam Wah Pierce Ben A, Kannedy, Miacal Schilliaci Onofiro Knighl Alex							
Application Number:	PCT/US1995/001714							
Filing Date:	02/07/1995							
Publication Date:	D8/17/1995							
Referenced by:	View palents that die this patent							
Export Citation;	Clink for automatic hibliography generation							
Assignee:	HARRIS CORPORATION.							
International Classes:	H04M3/26, H04M3/30							
Claims:	WHAT IS CLAIMED							
	1. For use with a communication system having a supervisory facility, and one or more remote siles from which network kness and subscriber termination equipment coupled therefor may be fested and conditioned, at east apparatus which is restablished an expective one of said plurality of remote sites and is operative under commands sourced from said suspensiony facility for monotoning and feeling said network lines and subscriber termination equipment coupled therefor, said apparatus helving integrated in a shared circuit architecture virtual remote measurement circuity, which is operative to perform mechanized loop feeling of a specified line circuit, and virtual meniatic access circuitry, which is operative to impart prescribed electrical conditions to a specified line circuit, and virtual meniatic access circuitry, which is operative to impart prescribed electrical conditions to a specified line circuit, said virtual remote measurement circuitry and said virtual meniation.							

access circuitry being individually accessible and controllable by way of command messages coupled thereto by way of said supervisory facility.

- 2. An apparatus according to claim 1, wherein said virtual remote measurement circuitry is operative, in response to instructions, from a loop maintenance operations system, to perform singletine demand lests on a test line obtaind descanded by a pair pain system.
- An apparatus according to claim 1, wherein said virtual metallic access circuitry is operative, in response
 to instructions from a direct access lest unit, to perform line conditioning functions on a line circuit
 designated by a pair pair system.
- 4. An apparatus according to claim 1, wherein said virtual remote measurement croutity of said shared circuit atchitic-ture includes remote measurement croutity, which is controllately operative to perform a pluratity of measurements on a test time circuit, said pluratity of measurements including AC and DC voltage and current measurement, surfaciance on acquarations on measurements, analysis of rotary distipulsee, dial tone, and duals tone mattifrequency tones, and the measurement of signal transmission levels on said test lime circuit.
- 5 An apparatus according to claim 4, wherein said resistance and capacitance measurements include measurements between tip and ground, ring and ground, and tip and ring portions of said test line circuit.
- 6. An apparatus according to claim 4, wherein said virtual remote measurement circuitry of said shared circuit architecture is controllably operative to generate test tones, and to allow test personnel to establish catitack and alternatively monitor apoly innone, talk and enform tests on a secarate letenthone line.
- 7. An apparatus according to dainn 1, wherein said virtual metallic access circuitry of said shared circuit architecture includes metallic access crucitly which is controllably peraltive to place a test line in a selected one of a pluratity of conditions including opening the line, shunting tip to fing, or abunting either or both of this and ring to coround.
- 8 An apparatus according to claim 1, wherein said virtual metalific access circuitry of said chared circuit architecture includes metalitic access circuitry which is controllably operative to apply highievel metallic tones to fit and ring, or singlesided tones individually to the tip or ring side of a test line.
- 9. An .. apparatus according to claim 1, wherein said virtual metallic access circuitry of said shared circuit arothetoure includes metallic access circuitry which is controllably operative to cause a line condition to be maintained on the line for a prescribed period of time following disconnect.
- 10. An apparatus according to claim 1, wherein eakid integrated circuit architecture includes a central processing unit, which is operative to execute respective instructions of operating system firmware that is stored in a memory until including a remotely reprogrammable memory system, through the execution of which said central processing unit controls remote measurement or metallik access functionality and operation in accordance water commands communicated to said apparatus from said supervisory site.
- 11. An appearatus according to claim 10, wherein said remotely reprogrammable memory system comprises dual electronically reprogrammable flash memory systems, one of which flash memory systems is online, and the other of which is offline as a quisi redundant memory system.
- 12. An apparatus according to daim 10, wherein said remotely reprogrammable memory system comprises dual electronically reprogrammable flash memory systems, which contain respective first and second versions of said operating system firmware.
- 13. An apparatus according to claim 11, wherein said integrated circuit architecture includes a bootup control circuit which is operative to cause said central processing unit to boot up in a prescribed given one of said dual flash memory systems.
- 14. An apparatus according to claim 13, wherein said bootup control circuit includes a reset control circuit which is operative, in response to a modification of operating system firmware to cause said central processing unit to execute the operating system firmware in that one of said dual flash memory system where the modification of operating system firmware has occurred.
- 15. An apparatus according to claim 10, wherein said memory unit includes auxiliary random access memory and a memory access controller which is operative to prevent corruption of the confents of said random access memory in the event of a power outages.
- 16. An apparatus according to claim 15, wherein said memory access controller is operative to couple a prescribed auxiliary power supply to said memory unit to preserve contents thereof during a power outage.
- 17. An apparatus according to claim 10, wherein said 'integrated circuit architecture includes a plurality of test occurring relays that are operated under control of said central processing unit so as to interconcerd selecting clausif components of said integrated circuit architecture in a prescribed functional.

connectivity path to a test line circuit for a given remote measurement operation or a given metallic access operation.

- 18. An apparatiss according to claim 10, wherein said apparatus further includes a communication into coupled to said central processing unit and an external communication fint to which said supervisory site is coupled, and being operative to interface command and response messages between said central processing unit and said supervisory site.
- 19. An apparative according to claim 18, wherein said communication untaincides a modern untrivition is operative to cerry out digital data communications between said supervisory alia and said central processing unit at a selected one of a plurality of baud rates by inhality its baud rate to default baud rate corresponding to the highest baud rate at which said modern is operative to communicate with said supervisory site, and then treatively changing its baud rate, as necessary, based upon an exemination of prescribed contents of a message from said supervisory site, until the baud rate of said modern matches that of said smorr/visory site.
- 20. An apparatus according to claim 16, wherein said communication unit further includes a data access arrangement for a telephone line interface, and acidional telephone line signalling circultry visition is controllably operative to present an offinook consistent, generate dual fone multifrequency or rolary dial signals, dated fringing signals, carrier, califorogress and answerton signals.
- 21. An apparatus according to claim 10, wherein said shared circuit architecture includes timeriocunter oriculity which is operative under control of said central processing unit to generate a plurality of digitally sourced clock signals, and an AC signal source unit containing arrang filter, amplifier and eignal conditioning circuitty, which is operative generale snaleg breas having prescribed electrical characteristics in accordance with selected ones of said digitally sourced clock signals and threely generate variable amplitude audio band tones, including dual tone multifrequency lones, leet tones, ringback tones, and a reference tone for fine capacitance measurements.
- 22. An apparatus according to claim 10, wherein said shared circuit architecture includes a DC source unit containing intercoupled voltage reference, digitationating conventer circuitry, and a selectable source resistor stage for generating a prescribed DC stimulus to be applied to a letal line.
- 23. An apparatus according to claim 10, wherein said shared circuit architecture includes detector circuitry which is operative under control of said central processing units to selectively detect dual tone mutifrequency signating, external closed contact alarms, and an officiolic condition of a lest line circuit, and selectively perform high impeadance and low impedance monitoring of teal line conditions over the monitor line, detect single frequency pulses employed for rotary dial analysis, or detect phase difference intervals between a reference and a delayed signal for capacitance messay surrements of said line circuit.
- 24. An apparative according to claim 10, wherein said shared circuit architecture includes a termination shared previous productions and current shared relation resident residents, an ACRRN 50 Converted, and an analogodigital converter, selectively intercoupled under control of said central processing unit for performing DC are resourcement of a teel file account.
- 25. An apparatus according to claim 17, wherein said shared directl architecture includes a voltage divider network and an analogic digital converter, and wherein said remote measurement circuitly is controlled popularly operative to measure DC voltage conditions of said test line circuit through said test and conditioning relays, through which test line analog voltages are steered to said voltage divider network, with a divided analog DC voltage produced thereby being applied to said analogidigatic acrovator, the output of which is coupled in the form of digital data representative of the measured analog DC voltage to said central processing unit.
- 26. An apparatus according to calim 17, wherein said shared circuit architecture includes a voltage divider network, an ACDE CRMS converter and an analogotiopidigial converters, and whereits said remote measurement circuitry is controlledly operative to measure AC voltage conditions of said test find circuit through said test and conditioning relays, through which test time analog voltages are altered to said voltage divider network, with a divided analog AC voltage produced thereby being applied through said AC/DC RMS converter to said analogicalizatio converter, the output of which is soupled in the form of digital data representative of the measured analog voltage to said cantral processing units.
- 27. An apparatus according to claim 17, wherein said shared circuit srichhecture includes a shunt resistor network and an analoglodigilal converter, and wherein said remote measurement circuitly s controllably operative to measure DC current conditions of said test line circuit through said test and conditioning relays, through which test line analog corrents, are sterred to said resistor network, with an analog DC vidiage produced through said spapified to said analoglodigilat converter, the output of which is coupled in the form of digital data representative of the measured analog DC vidiage to said central processing unit.
- 28. An apparatus according to claim 17, wherein said shared circuit architecture includes a shunt resistor network, an AC/DC RMS converter and an anatoglobulatal converter, and wherein said remote

- measurement directify is controllably operative to measure AC current conditions of said test line circuit through said test and conditioning relays, through which test line analog currents are steered to said shunt resistor network, with an analog AC voltage produced thereby being applied through said ACDIC RMS converter to said analogoodigital converter, the output of which is coupled in the form of digital data representative of the measured analogo voltage to eaid central processing unit.
- 29. An apparatus according to cleam 17, wherein said shared circuit architecture includes a digitationatory convertor, amplifier circuitry and a source resistor network, and wherein said temptor measurement circuitry is controllably poerative to perform a line resistance measurement by causing said digitationating converter to generate an amiliog voltage in apposition to which a digital code value sourced from said central processing unit, the citiput of said digitationating converter being coupled for amplifier circuitry, and supposit preferring timing presented resistance components of a source resistance network, and applied to one side of a test fine circuit through active tax operations.
- 30. An apparatus according to claim 10, wherein said shared circuit architecture includes tions generator and phase measurement circuity; and wherein said remote measurement circuity; is controllably operative to perform a line resistance measurement by causing said tone generator to apply a prescribed test tone signal to said item line, said phase measurement circuitry being operative to measure phase delay between the enemated source tone signal of and so now surgal associated with the effect of said ste time.
- 31. An apparatus according to claim 10, wherein said shared circuit architecture includes fransmission level measurement circuitry which is operative to perform a measurement of a signal applied to said test line and coludates the value of the measured signal.
- 32. An apparatus according to claim 17, wherein said shared circuit architecture includes a voltage divider network, an AC/IDC RMS converter and a comparator, and wherein said shared circuit architecture is operative to detect diat tone via said test and conditioning cetary, from which a dall tone signal is coupled through amplifier curcuitry and bandlimited by a bandpass filter for application to said voltage strider network, the output of witch is converted into a DC voltage by said RMS/IDC converter and sensed by said comparator, which provides a digital logic level representative of whether or not dial tone is present on said fine.
- 33. An apparatus according to claim 17, wherein said shared circuit architecture includes an offlock comparator, and wherein said shared circuit architecture is operative to deserct tracty role is signate by monitoring the make and break limso of the pulses being examined on said test fire, by coupling a rotary dist signat through said test and conditioning relays to said offlock destection comparator, said offlow comparator providing a first digital logic level during a make part of a diel pulse cycle and a second digital logic level during a break part of a said disi pulse cycle.
- 34. An apparatus according to claim 17, wherein said virtual metaltic access circuitry is operative, in response to instructions from said supervisory site, to perform inc conditioning functions on a test line-circuit through a circuit path including said test and conditioning relays.
- 35. An apparatus according to claim 34, wherein said test and conditioning relays include respective relay concurs which are selectively operative to effectively disconnect the test line, to short tip and ring together, to short fip, ring, and ground together, to short tip to ground, with ring open, and to short ring to ground, with tip open.
- 36. An apparata's according to claim 10, wherein said shread circuit architecture includes timer/counter inclusibly which is operative under control of said contral proceasing unit to generate a plurality of cligitally sourced clock signals, and an AC signal source unit containing analog filter, amplifier and signal conditioning orientity, which is operative generate analog fores having prescribed electrical characteristics in accordance with selected ones of said digitally sourced clock signals and thereby generate variable amplitude audic band tones, and wherein said withual metallic access circuity is operative to perform AC line conditioning by placing a metallic tone on the test line as a tip and ring tone, derived from said AC signal source.
- 37. A telephone line testing and conditioning appearatus, which is installable at a respective one of a plurality of remote sites, from which network letephone line circuits and subspiritive retrination equipment coupled therefore may be tested and conditioned from a supervisory facility, said telephone line resting and conditioning appearatus being operative under commands sourced from said supervisory facility to execute one of remote measurement functionality. Intrough which mechanized top testing of a specified fine circuit is performed, and virtual metallic access functionality, through which prescribed electrical conditions are imparted to a septified fine circuit.
- 39. An apparatus according to claim 37, wherein said virtual remote measurement circuitry is operative, in response to instructions from said supervisory site, to perform singletine demand tests on a test line circuit.
- 39. An apparatus according to claim 38, wherein said virtual metaltic access circuitry is operative, in response to instructions from said supervisory site, to perform line conditioning functions on a test line

nirestit

- 40. An apparatus according to claim 37, wherein said telephone line testing and conditioning apparatus comprises shared circuit architecture having virtual remote measurement circuit, which is controllably operative to perform a plurality of measurements on a test line circuit, said plurality of measurements including AC and DC voltage and current measurements, resistance and capacitance measurements analysis of rotary distributions, the tone, and duel tone multifrequency tones, and the measurement of signal transmission of versions on additional time circuit.
- 41. An apperatus according to claim 40, wherein said virtual remote measurement circuitry is further controllably operative to generate feet forces, and to allow test personnel to establish caliback and afternatively monitor, apply finding, talk and perform tests on a separate telepinone time.
- 42. An paperaks according to dem 37, wherein said telephone line testing and controllrowing apparatus compress shared circuit architecture barriey visual metallic access conditioning circuitry, which is controllably operative to place a test line in a selected one of a pluratity of conditions including opening the line, shunking to to ring, or shunking either or both of tip and ring to ground.
- 43. An apparatus according to claim 42, wherein said virtual metallic access circuitry of said shared circuit architecture includes metallic access circuitly which is controllably operative to apply highlavest metallic tones to lip and ring, or singlesided tones individually to the tip or ring side of a test lime.
- 44. An apparatus according to claim 42, wherein said virtual metallic access circuitry of said shared circuit architecture includes metallic access circuitry within is contribidably operative to cause a line condition to be mentitained on the line for a prescribed period of time following disconnect.
- 45. An apparatus according to claim 37, wharein said telephone line testing and conditioning apparatus comprises shared circuit rachifecture having virtual remote measurement circuitry and virtual meta*lic access conditioning circuitry, said integrated circuit architecture including a certral processing unit, which is operative to execute respective instructions of operating system (immware that is stored in a memory unit mickling a remotely reprogrammable memory system, through the execution of which said central processing unit controls remote measurement or motalitic access functionality and operation in accordance with commands communicated to seal expansative from east supervisory site.
- 46. An apparatus according to dain K, wherein said remortely reprogrammable memory system comprises utual "electronially reprogrammable Sash memory systems, which contain respector first and accord versions of said operating system firmware, one of which lash memory systems is online, and the other of which is offire as a quasiredurant memory system.
- 47. An apparatus according to cleam 45, wherein said integrated disual architecture includes a plurality of test and conditioning relays that are operated under control of said cantral processing until so as lo interconnect selected circuit components of said integrated circuit architecture in a prescribed functional connectivity. path to a test time circuit for a given remote measurement functionality or a given metallic access functionality.
- 48. An apparatus according to claim 45, wherein said apparatus includes a communication until which is operative to carry out digital data communications between said supervisory site and said central processing unit at a solected one of a plurality of boud rates by initially its baud rate to default boud rate orresponding to the injection of the which and modern is operative to communicate with said supervisory site, and then destroyly changing its baud rate, as expected operative to communicate with said supervisory site, and then destroyly changing its baud rate, as expecsary, based upon an examination of prescribed contents of a message from said supervisory site, until the baud rate of said modern matches that of said supervisory site.
- 49. An apparatus according to claim 49, wherein said communication unit further includes a data access arrangement for a bietphone file initiratioe, and additional telephone line signaling circularly which is controllably operative to present an offlook condution, generate dual fore crutiflequency or rolary dial signals, dieted triging signals, carrier, catiforgress and answerborn signals.
- 50. An appraetus according to claim 45, wherein said shared circuit architecture includes timericounter circuitry which is operative under control of said central processing unit to generate a plroality of clayday sources clock eignals, and an AC signal source unit containing analog filter, emplifier and signal conditioning controlly, which is operative generate analog tones having prescribed electrical characteristics in accordance with effected ones of said digitally sourced clock signals and thereby generate variable amplitude suich band forces.
- 51. An apparatus according to claim 45, wherein said shared circuit architecture includes a DC source unit containing intercoupied voltage reference, digitationalog converter circuitry, and a seisctable source resistor stage for generaling a prescribed DC stimulus to be applied to a test file.
- 52. An apparatus according to claim 45, wherein said shared circuit architecture includes detector circuitry

which is operative under control of said central processing units to selectively detect dual tone multifrequency signalling, external closed contact slarms, and an officock condition of a test fine circuit, and selectively perform high impedance and low impedance monitoring of test fine conditions over the monitor line, detect single frequency pulses employed for rotary dati analysis, or detect phase difference intervals between a reference and a delayed signal for capacitance massurements of said line circuit.

- 33. An sparatus according to claim 43, wherein said shared circuit architecture includes a termination selfs preferred, voltage divider and current shart mester networks, an ACRNS DC converter, and an analogotomic DC measurements of a test line circuit.
- 54. An apparatus according to claim 47, wherein said shared circuit architecture includes a digitaltonalog converter, amplifier circuity and a source resistor network, and wherein said remote measurement circuity is controllately operative to perform a line resistance measurement by causing said egitationalog converter to generate an enalog voltage in accordance with a digital code value sourced from said central processing mill, the output of said digitaltonalog converter being poupled to amplifier circuity, and supplied this effort. Provide prescribed resistance components of a source resistance network, and applied to one side of a test line circuit through said test and conditioning relative to the conditional condition of the circuit through said test and conditioning relative to the conditional condition of the circuit through said test and conditioning relative to the conditional condition of the circuit through said test and conditioning relative to the circuit through said test and conditioning relative to the circuit through said test and conditioning relative to the circuit through the said test and conditioning relative the circuit through said test and conditioning relative to the circuit through said test and conditioning relative to the circuit through the said test and conditioning relative to the circuit through through the circuit through the
- 55. An eparatus according to claim 47, wherein said shared circuit exchilecture includes time generator and phase measurement diroutity, and wherein said remote measurement circuitry is controllably operative to perform a line residance measurement by causing said foreignerator to apply a prescribed test time signal to said test time, said phase measurement circuitry being operative to measure phase delay between the generated source foreigned and of some signal associated with the effect of said feet line.
- 58. An apparatus according to claim 47, wherein said shared dircuit architecture includes transmission level measurement occurry which is operative to perform a measurement of a signal applied to said test line and calculates the value of the measured signal.
- 57. An apparatus according to claim 47, wherein said shared circuit architecture includes a voltage divider network, an ACDG FMS converter and a comparator, and wherein said shared circuit architecture is operative to detect dial tone via said itest and conditioning relays, from which a dial tone signal is outpled through amplifier circuity and bandlimited by a bandpass filter for application to said voltage divider network, the output of which is converted into a DC voltage by said RMS/DC converter and sensed by said comparator, which provides a digital logic level representative of whether or not dial tone is present on said line.
- 58. An appealate according to claim 47, wherein said shared circuit architecture includes an offhook comparater, and wherein said shared circuit architecture is operative to detect many dial signals by mohitoring the make and break times of the pulses being examined on said test line. By coupling a rotary fail signals through said test and conditioning releys to said offincok desection comparator, said offincok comparator providing a first digital logic level during a make part of a dial pulse cycle and a second digital logic level during a break part of a dial pulse cycle.
- 59. An apparatus according to claim 47, wherein said virtual metallic access circuitry is operative, in response to instructions from said supervisory sile, to perform line conditioning functions on a test line circuit through a circuit path including said test and conditioning relays.
- 60. An apparatus according to claim 50, wherein said test and conditioning relays include respective relay circuits which are selectively operative to effectively disconnect the lest line, to short tip and ring logether, to short tip, ring, and ground together, to short tip to ground, with ring open, and to short ring to ground, with tip open.
- 61. An apparatus according to claim 45, wherein said shared circuit architecture includes timercounter concurty which is operative under control of said central processing unit to generate a pluraity of digitally sourced clock signals, and an AC signal source unit containing analog filter, amplifier and signal conditioning croutty, which is operative generate analog times having precorbed electrical characteristics in accordance with selected once of said digitally sourced clock eighast and thereby generate variable amplitude audio band tones, and wherein said virtual metallic access circuitry is operative to perform AC line conditioning by placing a metallic tone on the test line as a tip and ring tone, derived from said AC signal sources.

Description:

REMOTE MEASUREMENT UNIT WITH INTEGRATED LINE MEASUREMENT AND CONDITIONING RUNC TIONALITY

FIELD OF THE INVENTION

The present invention relates in general to communication systems, and is particularly directed to a new and improved telephone line measurement and conditioning circuit architecture, which includes a

combination of communication and electrical parameter neasurement, conditioning and processing circuits and an attendant control processor, through which both line circuit measurement functions and three conditioning functions, that have been previously carried out by separately de/zolded remote measurement units and metaliar access units, may be selectively controlled from a remote command site.

BACKGROUND OF THE INVENTION

(RT), provided at the terminating end of a digital loop carrier

(DLC) system (which extends phone service to subscribers beyond the normal physical limits of a central office), to apply a prescribed number of electrical stimuli to a line (e.g., a (digital) subscriber loop), for the purpose of trouble-shooting the line and measured its performance.

A non-firmitative example of the institiation of such equipment in a telephone network is diagrammatically illustrated in Figure 1, wherein a plurality of (nicroprocessor-controlled) remote terminals 11 are installed at a plurality of sites geographically remote and dispersed with respect to each other and a central office 12. Each remote terminal 11 includes various resource components, such as tone generation and electrical conditioning circuitty, which, under the control of associated internal processors, selectively tensmit test signals to the fire, and may also condition the line with prescribed electronal circuit.

parameters, that allow an associated line monitoring unit to conduct line measurements and thereby determine the current state of the line and its ability to successfully perform as intended. Each remote terminal unit 11 is typically of the type that conforms to computer mierface requirements defined in Issue 3 of AT&T Publication KS-20253.

Conventionally, the remote terminal 11 employs a separately dedicated measurement and test unit 11T and a (metallic accass) line conflictioning unit 11C, each performing a unique set of communication capabitity and signal processing functions with respect to a selected network line 13 and subsoriber termination equipment 15, under the centrol of one or more host computers, video dispity terminate (VDTs) or data terminal units (DTUs) 14 at a supervisory site 16. The remote control devices are of the type which have the capability of accessing the remote terminate 11 through attendant modern devices 17, such as industry standard Nayes ATr-compatible 3001/1200 units, links are linked to central office 12 Additionally, via an attendant test et coupled to a direct access test unit (DATU) and beir gain (PC) stretchas 18, a field technican may goin access to either of the test circuitry or the conditioning circuitry of the performed by a maintenance administration 4 supervisory site 16.

Associated with each of the resources of a remote ferminal, including phone lines for feeling and modern access, power supply, ring generators, physical mounting space, etc., is a finite cost: in addition, servicing of the equipment including initial system installation and provisioning, as well as continued maintenance of a variety of testing, conditioning and monitoring equipments all contribute substantially to cost.

In an attempt to reduce cost, some terminal equipment providers produce individual devices, the hardware of which is constrained to perform only a limited subsect of testing, moniforing or conditioning functions, that have been selectively tailored to salisfy a preferred set of requirements of the user. As a result, should the user request additional performance capatility, a new

piece of aquipment must be purchased and installed. At present, no conventional remote terminal device provides the capability of substantially any function that a user may desire, including each of testing, monotoning and conditioning of a line.

SUMMARY OF THE INVENTION

In accordance with the present invention, the substantial cost associated with the installation and sendinging departer testing and conditioning systems and the limited capabilities of such conventional systems are effectively obvisited by a new and improved processor-controlled felephone in measurement and conditioning circuit architecture, which is equipped with a bread spectrum of measurement and conditioning functions that are selectively executable in response to commands issued from a remote command sile. In effect, the architecture of the present invention may be considered to contain a virtual remote measurement unt (RMU) and a vertual metallic access unit (RMU) that may be individually accessed and controlled. The RMU operates primarity as a test head that performs mechanized loop testing (RMU Tasks, white the MAU is operative, to impair prescribed electrical

conditions to a specified line circuit.

When controllably accessed to operate as a virtual RMU, the present invention responds to instructions from a command site

(loop maintenance operations system) and performs single-line idemand tests on a line provided by a pair gain system. As will be described, included within the RAMJ functionality is its ability to measure AC and DC voltage and current, and three way resistance and capacitance (hetween tip and ground, fing and ground, and tip and ring). With this testing capability, the RAMJ provides MLT type features for remote subscriber loops which are not otherwise accessible by MLT units in a central office. The RAMJ can also analyze rotary dual pulses, dial tone, and dual fone multi-frequency (DTMF) tones. It can also measure signal transmission levels, generate test tones, and allow test personnel to establish callback and alternatively montrior, apply inging, talls and perform tests on a separate telephone in.

To operate as an MAU, the system receives commands from a direct access test unit (DATU) and performs inne conditioning functions on the test line provided by the pair gain system. When operating in the MAU mode, the system may open the line, it may shurst lip to drig, or it may shunt either or both of lip and drig to ground. If may also apply high-level metallife tones to tip and drig, or single-sided tones individually 16 the tip or ring side of the line. In addition, it may cause a time condition to be maintained on the line for a prescribed period of time following disconnect.

The system architecture of the remote measurement unit of the present invention includes a central processing unit (CPU), which is operative to execute respective instructions of operating system firmware that is stored in an on-line remotely programmable dual flash memory system, on as to control system functionality and operation in accordance with commands communicated to the unit from an external site.

In addition to the dual flash (FROM) memory system, the system employs a random access memory (RAM) module, Each fash memory system contains a pair of flash PROM modules. One flash memory system is on-time, and the other of which is off-time as a quasi-redundant system. The system is configured to normally look up in a given flash memory system. Since the firmware contained in aither memory system is reprogrammable, then, when a change in operating system confluencion is carried out, reset control logic ensures that the intended operating system (e.g., an upgraded system) is run. When the system of the present invanction is nitiality configured for installation at a test and monitoring site, each of its two flash memory systems will have been loaded with the same firmware, so that the two flash memory systems contain redundant versions of the same operating system of the present.

The architecture and selective programming of the Seah PROMs of the primary and secondary memory systems is preferably conducted in the manner described in co-pending application Serial No., filled coincident herewith, by 0. Schillaci et al., entitled: "Local/Remote Modification of Electronically Alterable Operating

System Firmware Reardant in Radundant Flish Memory of Remote Unit for Teeling/Conditioning Subscriber Line Circuits, "assigned to the assignee of the present application and the disclosure of which is herein incorporated. Each flash memory module may be erased and programmed through a modern link.

When his system is powered-up, a (phantoministore) memory system selection logic circuit will normally cause a prescribed default flash memory system to be accessed by the processor, which then continues to use operating system resident in the default memory system until that system is modified. Thereafter, when the operating system is to be changed, the inactive (off-line redundant) system is modified by means of a download sequence and the system is reset. Upon resort, the previously inactive system becomes the active system, while the previously active system goos off-line.

Access to memory is by way of a memory access controller comprised of a processor data buffer register and an associated address narphing lock by table PROM which are cascaded together to form a memory decoder. The memory decoder is coupled to the processor data portion and prescribed address bifs of the system bus. Coupled to the memory map PROM a a non-victable random access memory conjudier chips which prevents corruption of RAM memory during power oratiges. The memory confloid in this month the battery line and is operative to couple a 3.6 volt battery to the flash memory to preserve its firmware during a power oratiges.

The central processing unit is interfaced via a communication unit to external communication links for receiving commands and reporting the results of executed commands to a supervisory site.

An inputioutput (VO) unit includes a plurality of testing and conditioning function relays that are operated under processor control so as to interconnect circuit components of the system in a prescribed

connectivity path for a given RMU or MAU functionality. Also included are peripheral registers and relay driver circuits through which the CPU controls the relays. The communication unit may include an onboard modern which is compatible with Bell \$23A/103 and CCITT V.22V.21 operating.

standards, so that communications may be carried out at outstomany boud raise. The modern includes a conventional UART for interfacing with the central processor, a data access carriagement (DAA) for telephone line interface, and additional telephone line signalling circuitry which is controllably operative to present an off-hook condition, generate dual tone motil-frequency (DTMF) or rotary dual signals, delect reiging signals, correct, call-progress and answer-ince signals. The communication until also includes local and expansion serial communication ports, through which sorial communications may be conducted at offerent bount raise.

Internal timing for the system is provided by timerfocunter online which includes oscillators, frequency counters and timer or crouls that are operative to provide various clocks for the CPU, modern, DTMF circuitry, analog-to-digital converter, and additional signal processing components. An input output control communication (KIO) supervisory unit may comprise a Zilog 284C90-based counter/timer chip (CTC) which has parallel I/O ports, a multi-clock port, and of full-duplex serial ports. Internally, a CTC comprises four presetable, eight bil counters, which are employed to generate prescribed clock signals for the system. The serial communication ports have variable basic rate and synchronous or asynchronous capability and are coulded to an IR-S22 serial communication divergressiver.

Additional counter/timer chips are employed as schedular timers, time interval counters, pulse counters and clock generators for various system functions. The additional counter/timer chips and the KIO counter/ timer chip are connected in a daisy chain, prioritized interrupl configuration. Associated with the timer/ counter chips are respective selector logic circuits through which the various clock and timing signals provided by the CTCs are shared among the CTCs for tone and timing signal generation, such as that employed for ricitor voles conrection and capacitations tone capacitation for capacitionine measurements.

An AC source unit contains analog filter, amplifier and signal conditioning components, which convert digital frequencies to analog tones having prescribed electrical characteristics and

required source or fermination resistors. These components enable the system to generate a wide range of variable amplitude audio band lones, such as DTAH tones, test lones, indip abot lones, and a reference tone used for line capacitance measurements. A DC source unit contains DC coupling circuitry which provides CO battlery voltage for powering a line under test, and producing precision, variable DC voltages may be generated using a prescribed voltage reference, a digital-to-analog converter (DAC), a power source voltage stage, and selectable source resistors, so that precision line resistance measurements may be made.

Also employed is a delector unil which is operative to delect DTMF signaling, external closed-contact alarms, and an off-hook condition on the line under test for any standard subscriber loop length. It may also perform high impedance and low impedance monitoring of test line conditions over the monitor line, or detect single frequency pulses employed for rotary dial analysis or phase difference intervals between a reference and a delayed signal used in capacitance measurements. A measurement until performs extremely precise AC and DC voltage and current measurements on the line under test. The measurement until includes a sel of termination resistors, precision voltage divider and current shurt resistor networks, a bendpass filter to eliminate noise, a precision of AC-RMS DC converter, a high-speed comparator for performing quick voltage checks on the line, an ADC for making DC measurements, and a sel of capacitors used for self disnostic tests.

Power for the respective units of the system is provided by way of a power supply unit which receives a set of prescribed power supply vallages and includes DO-DC converter circuity for providing the necessary DC vallages for powering the circuit components of the various units. It also couples CO battery for powering the lines under test.

As noted previously, the integrated line test and conditioning architecture of the present invention is capable of performing both remote measurement unit (RMU) and metallic access unit (MAU)

functionality, each of which may be individually accessed and confloided. The RMU performs mechanized toorp testing (kH.1) Tastes, while the MAU impact seven-bed electrical conditions to a specified the incinut. When controllably accessed to operate as a virtual RMU, the system responds to instructions from a command sile and performs single-time demand tests on a line provided by a pair gain system. Access to the system may be effected by a modern link with the central office, employing a modern interface communication protocol used mechanized loop leating system to drive the system as an RMU. The RMU functionality that is embedded in the circuit architecture and softweer had controls the operation of such

circuity includes the ability to measure AC and DC voltage and current, and three way resistance and capacitance (between tip and ground, ring and ground, and tip and ring). The RMU is also abia to analyze rotary dial purses, dial tone, and dual tone multi-frequency (DTMF) tones. It can also measure signal transmission levels, generate test tones, and allow test personnel to establish callback and atternatively monthir, apply inclinin, talk and sortom tests on a separate felephone tine.

A DC voltage measurement measures DC voltage conditions presented on the test bus. The conditions can be internally generated or they may be presented adamsily from the outside time under test via retay DC test pair voltages (e.g. bp-ground or ring-ground) are applied through input connect/protect relay orrowing and, through test conditioning relays, the test pair analog voltages are steered to a prescribed resident ladder experient of a voltage divider network. The divided analog DC voltages are read by the system's AD conveitor which then forwards digital data representative of the measured analog DC voltage to the CPU.

An AC vibtage measurement is similar to a DC vibtage that essential that it measures AC vibtage conditions presented on the less that, and require that the ACPORTMS converted to the total of the ACPORTMS converter prior to being coupled to the AD converter, where the vibtage is read and digitized. Both DC and AC current measurements are smill at vibtage insequent that a current measurements, excellent that a current mesister.

network is employed in lieu of the voltage divider resistor network.

There are three DC resistance measurements that may be conducted, respectively associated with differential recisiances across tp-ring, ring-ground, and tip-ground. For each resistance measurement to be performed, a respectively different resistance measurement condition is assented by the processor in response to a prescribed digital resistance measurement input code from the CPU, the digital-to-analog converter (DAC) generates an associated analog DC voltage, in solvinge is occupied to a power operational amplifier, where it is amplified and then fad through prescribed resistance components of a source resistance isoder, and applied to not side of the test pair through the test conditioning relays and to the imput ratey connectifying of the things of the test pair through the test conditioning relays either open, shorted to ground or shorted to the other side of the test pair, with the test conditioning relays, while is product or ring-ground voltages are divided down by the voltage divider network and read by the Acconverter which sends the date to the CPU. The processor the either parts not the differential or the CPU. The processor the differential or the differe

'delta' resistances on the test pair from this measurements data, taking into account the source voltage and source resistance used.

Capacitance measurements are conducted by applying a prescribed test tone (e.g. 30Hz) to the line and measuring phase delay between the source and the effect of the line on the tone transmission. The ione signal is applied for three respectively different conditions of the test pair (corresponding to those described above for resistance measurements) and line voltage attenuation and phase shift are measured for each test line configuration. The resulting measurements are then processed to derive a differential capacitance.

A transmission level measurement performs a measurement of a signal applied to the test pair and calculates the dBm value of the signal. The signal is bend-limited through a programmable filter (e.g. between 300 and 3000 Hz). The system bridges onto the test

pair, reads the AC voltage on the test pair and reports the converted dBm value. If the initial voltage reading is less than a prescribed value (e.g. 150 mV), the X10 amplifier circuitry, described above, may be employed to provide improved granularily from which a second measurement and associated calculation may be performed. This second dBm value is then reported as the measurement value of the line transmission level.

Diel tone detection is employed by the RAIL to evaluate his dial tone on the fine which is commended to the test pair. Diel lone isstem gnobles monitoring tor may include a not alternpling to break, dial tone for presented periods of time. In order to detect dial tone, either the test pair relay or a pair of monitor relays are caupied through relay commended to the test causing the complex present in the set requirement. Vie feet conditioning relays, the dial tone eignal is coupied to the amplifier circuitry. The dial tone aignal is amplified to correct as necessary for isolation transferom transes, and the amplified aignal is band-limited by a bandpass filter. The bandpass-filtered signal is applied to the voltage divider network. The resultant divided signal is converted into a DC voltage by the RAIS/DC converter and semend by a high-peed, comparator. The high speed comparator provides a high ligibil legic levie to a parallel port read by the CPU, if the dial tone signal exceeds a reference vortage, which is sett at a threshold value representative of a convented roll of the other bands, a low logic inveil from

the high-speed comparator indicates the absence of dial tone.

Rotary dial analysis monitors the make and break times of the pulses being examined on the test pair. For rotary dial signal analysis, the (rotary dial) signal is outpied through relay conneit/protect circuitry, and test conditioning relays which provide CO, battery loop power to an off-hook describen comparator. The off-hook comparator provides a digital low logic level during the "make" part of the cycle, when the rotary signal is more negative than a prescribed threshold. "Breaks" are indicated by a high logic level. The time intervals of the make and breaks pulses are measured by the counterfilmer chic CTO which.

couples the information to the CPU.

Touch tone or DTMF signal analysis performs a test of the DTMF digits received on the test pair during the test period. A prescribed number of digits and a given wait time are employed, in order to detect DTMF signals, either the test pair relay or the monotor pair relays are coupled through relay cornection/ protection patris to respective isolation transformers, depending on the DTMF path of interest. Via test conditioning relays, the signal is coupled to amplified crudity which compensated to transformer loss. The loss-compensated (amplified) signal is then coupled to a DTMF receiver, which reports data of DTMF signals to the CPU.

A caliback may be established on the talk pair telephone line connected to the RMU. This functionality allows the part to whom the caliback is placed to have access to the line under test for the purpose of talking (Talk), monotoring (Monitor) and rinding

(told). Sefire any of these functions can be provided, a callback condition must be setablished. In order to establish a callback condition, it is necessary to have the RNUI data a predefined telephone numbers the monitor pair. Then, when a connection is made with the monitor pair, a callback condition has been established.

The Talk function involves maintaining a low-impedence connection between the test and monitor pairs (by indeconnecting the test pair and monitor pair transformer secondaries as oft and in Accoupled space communication between the lest and monitor pairs is possible). In addition, "the test pair is powered with CO. battary loop prover. (Battery may be applied to the loop in either forward or reverse polarity.) For this purpose, either the set pair relay or the monitor pair relays are coupled through relay connection! protection paths to respective isolation transformers, depending on the talk path of interest. Via lest conditioning relays. CO. better (top power is provided.

The Monitor function involves maintaining a one-way, high-incredance connection from the test pair to the monitor pair (using the high-impedance amplifier circuit, which will not make noise when connected to a busy subscriber line), without applying CO.

battery power to the test pair. This allows the party on the talk pair to monitor the activity on the lest pair, but not the reverse. For callback monitor mode, the test pair relay is coupled through a relay connection/ protection path to an isolation transformer. Via test conditioning relays, a path is provided to high impedance monitor buffer amplifier circuit. The cascaded monitor pair relay path is coupled via isolation transformer to high impedance monitor amplifier.

The Hold function involves remaining off-book on the monitor pair without a test par-to-monitor pair connection or battery loop power being applied, via a relay connection for the monitor pair, per se, and the relay connection to test conditioning relays for the test pair, separate from a connection to the monitor rair.

All tone signals are generated in accordance with digitally generated clock signals that are controllably combined, filtered and amplified to produce the desirad tone signal. Tone peneration may involve the provision of a prescribed tracer tene (e.g. 677.5 Hz at 10.6 dBm) to the test pair and interruping the tone at a defined rate. For lone generation, processor clock signals are applied to the timing/counter cities and selectively divided down to produce the digital clock components of which the tone signal is comprised. The post-to-post amplitude of these signals is set by the DC level output by a DAC and the signals are selectively summed as necessary by frequency adderselector croutry. The resulting sine waves are coupled to loxypass filter circuity, and the filtered tones are than amplified through a tone amplifier and coupled through test conditioning relays, which provide connections with the required termination resistors.

The ring subscriber function applies a selected one of a parallity of available types of ringing signals to the test pair. Ringing signals include a negative superimposed ring signal applied to the ring, side of the line, a positive superimposed ring signal applied to the ring side of the line, a negative superimposed ring signal applied to the ring side of the line.

When performing a ringing test, the RMU applies the ringing

signals the test pair and monitors the line for a subsequent ring trip. Once the test pair goes off-took, the RMU removes the ringing signal from the test pair and places the callback in talk mode, with battery too power applied in the forward potantly state. To conduct a ringing signal test, a signal is connected from a ringer (or also applied to the test pair) with the proper ring roadence through the relay connection test conditioning. Testays Visit the conditioning rivel ayouth great great

Off-hook detection monitors the line under test to determine whether line voltage indicates that the subscriber termination device is off-hook. For off-hook defection, the subscriber line is coupled 3702 through relay connectifyrated returnity and reast conditioning relays, which provide CO, battery loop power, to an off-hook detection comparator. The off-hook comparator is operative to output a tigital low logic level to a parallel port read by the CPU when the subscriber is off-hook, As described previously, an off-hook condition is declared when the signal level is more negative than a prescribed DC threshold.

To detect an elarm contact closure, the elarm input is coupled through relay connect/protect circuitry and explicit on an elarm threshold detector circuit, the input of which is coupled to detect the open or allosed condition of contact of an elarm relay. The elarm input level is compared in the threshold circuit with a prescribed OF reference voltage to indicate whether an external elarm contact closure condition has been concurred. The elarm comparator output is low when an elarm contact closure condition has been

To operate the integrated RALI/MAD system of the present invention as a metalic access unit, the system receives commands from a direct access test unit (DATU) and performs line conditioning functions on the test line provided by the pair garn

system. In the MAU mode, the system is capable of conditioning a line in accordance with selectively invoked MAU functionality, using the relay connect/protect curoutry and test conditioning relays, as described above in connection with the description of the RAU operating system. In the MAU mode the following (verifiable on demand) conditioning functions may be twoked; open tine (in which the line under tests a disconnected;), short line (fip and ring are shorted together), short to ground (fip, ring, and ground are all shorted together), tip ground (tip is shorted to ground, with up open). To verify any of the above conditions (with the exception of open line), an internal resistance measurement is conducted, prior to providing a connection to the external line.

For AC line conditioning, a high level (tracer) metallic tone is coupled to the line as a tip and ring tone, using the tone generation recording and path connections described above for PRM functionality, except that prescribed parameters of RAM tone signals are different from RAM tones. For the tone and ring tone conditioning, the tone is coupled to the line single sided (tip- ground or ring-ground). The interruption rate for an MAU tone differs from that of an RAM tone. To verify placement of a toner time on the line, an internal transmission level measurement is conducted orior to connection to the line.

The MAU may also conduct a hold test by maintaining the line conditioning currently invoked for a greentribed period of time (e.g. 1-69 minutes), which begins when the system goes bank on-hook Functions which may be held are open line, shorted line, short-to-ground, tip-to-ground, ring-to-ground, tip-to-ground, and tip and ring tone, referenced above.

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 diagrammatically illustrates a letephone network having remote terminais installed at a plurality of siles geographically remote and dispersed with respect to each other and a central office; Figure 2 is a block diagram of the overall system architecture

of the integrated remote measurement unit, metallic access unit of the present invention;

Figures 3-21 are schematic diagrams showing the detaited configuration of the units of the RMU/MAU system architecture of Figure 2, wherein

Figures 3 and 4 are schematic diagrams of the details of power supply unit,

Figures 5A and 5B shows the central processing unit and associated interface nincultry; Figures 6A and 6B schematically illustrates a memory access controller and tuning logic circuitry;

Figure 7 schematically illustrates dual flash (PROM) memory systems, and a random access memory (RAM) module:

Figures 8A and 8B show input/output control/communication (KIO) supervisory and read port circuitry:

Figure 9 schematically illustrates a set of counter/timer chips (CTCs) and associated coupling logic

Figure 10 schematically illustrates the circuit configuration of the communication unit 210 of Figure 2; Figure 11 shows a plurality of write ports and associated relay drivers for setting up test functions of the sustem

Figure 12A schematically illustrates components of detactor unit 280 of Figure 2;

Figure 128 shows a threshold detector circuit; Figure 12C schematically illustrates an off-hook detection comparator;

Figure 120 depicts a bank of light emitting diodes (LEDe), which to provide visual status information to service and maintenance personnel; Figure 13A sohematiculi) suistrates components of measurement unt 270 of Figure 2, which performs extremely precise AC and DC voltage and ourser Inneasurements,

Figure 13B shows a tone generator circuit;

Figure 14A schematically illustrates testing and conditioning function relays of input/output (I/O) unit 230 of Figure 2:

Figure 148 shows a relay circuit that provides an auxiliary

low impedance monitor connection between a test pair line and a monitor line;

Figure 15 schematically illustrates controllable connection circultry, which is operative to couple test pair signals applied to a tip and ring test pair of a line under test to a test pair isolation transformer;

Figure 15 shows voltage and current measurement circuitry employed for remote measurement AC/DC voltage and current measurements; Figure 17A schematically illustrates the circuit configuration of that portion of the measurement unit 270 of Figure 2, which confians a precision AC-DC RMS converter and an analog-te-digital converter (ADC) for making DC measurements;

Figure 17B shows digital-to-anatog converter circuitry; Figure 17C shows a high-speed comparator for performing quick voltage checks on the line;

Figure 17D shows a tone generator amplifier;

Figure 18 schematically shows the circuit configuration of a discrete output power amplifier circuit, which is operative to provide AC voltages employed in capacitance measurements and DC voltages used in resistance measurements.

Figure 19A shows filtering circuitry for the various tone signais including a first lowpass filter and a bandpass switched capactor filter; Figure 19B shows a selectable resistor network employed for source resistors for capacitor measurements;

Figure 19C shows a buffer amplifier having a potentiometer feedback resistor coupled in circuit with the monitor pair transformer of Figure 15; Figure 20 schematically illustrates a set of buffer amplifiers emolyted in various circuit paths of Figures 15 and 17C.

Figure 21 schematically illustrates the configuration of an

AC source amplifier (power boost circuit) employed for metallic access conditioning applications; Figures 22-38 are respective block diagrams which show the signal processing functions involved in executing respective R&U

operations, wherein

Figure 22 is an RMU operational block diagram associated with DC voltage measurement,

Figure 23 is an RMU operational block diagram associated with AC voltage measurement;

Figure 24 is an RMU operational block diagram associated with DC current measurement.

Figure 25 is an RMU operational block diagram associated with AC current measurement, Figure 26 is an

RMU operational block diagram associated with DC resistance measurement;

Figure 27 is an RMU operational block diagram associated with capacitance/AC resistance measurement;

Figure 28 is an RMU operational block diagram associated with transmission level measurement.

Figure 29 is an RMU operational block diagram associated with dial tone detection;

Figure 30 is an RMU operational block diagram associated with rotary dial analysis; Figure 31 is an RMU operational block diagram associated with DTMF detection,

Figure 32 is an RMU operational block diagram associated with a caliback talk function;

Figure 33 is an RMU operational block diagram associated with a callback monitor function;

Figure 34 is an RMU operational block diagram associated with a caliback hold function;

Figure 35 is an RMU operational block diagram associated with tone generation; Figure 36 is an RMU operational block diagram associated with a ring test;

Figure 37 is an RMU operational block diagram associated with off-hook generation;

Figure 38 is an RMU operational block diagram associated with alarm contact closure;

Figure 39 is an MAU operational block diagram associated with

MAU line conditioning functions;

Figures 40-44 are respective pin connector tables which describe the functions associated with respective connector pins;

Figure 45 and 46 are memory map tables; Figure 47 is a table showing the association of input/output bit map minemonics with respective system registers;

Figure 48 is a table showing the association of input/output segment breakdown mnemonics with respective system byte/registers;

Figures 49-50 are descriptions of respective lower and upper bytes associated with the register inputs to the analog-to-digital converter 1710 of Figure 17A:

Figure 51 is a description of the data ports of register 821 of Figure 88;

Figure 52 is a description of the data ports of register 1121 of Figure 11;

Figure 53 is a description of the data ports of register 822 of Figure 88;

Figure 54 is a description of the data ports of register 601 of Figure 6A; Figures 55-55 are descriptions of respective lower and upper bytes associated with the register inputs to the digital-to-analog converter 1720 of Figure 17B:

Figure 57 is a description of the data ports of register 1105 of Figure 11; Figure 58 is a Table 1 associated with the data port description of Figure 57:

Figure 59 is a description of the data ports of register 1106 of Figure 11;

Figures 60-61 contain Tables 1 and 2 associated with the data port description of Figure 59:

Figure 62 is a description of the data ports of register 1107 of Figure 11;

Figure 63 is a description of the data ports of register 1101 of Figure 11; Figure 64 is a description of the data ports of register 1102 of Figure 11;

Figure 65 is a Table 4 associated with the data port description of Figure 64.

Figure 68 is a description of the data ports of register 1103 of Figure 11; Figure 67 is a Table 5 associated with the data port description of Figure 66:

Figure 68 is a description of the data ports of register 1104 of Figure 11;

Figure 59 is a description of the data ports of register 1041 of Figure 10:

Figure 70 is a description of the data ports of register 1042 of Figure 10;

Figure 71 is a Table 6 associated with the data port description of Figure 70; Figure 72 is a description of the data ports of register 1043 of Figure 10;

Figure 73 is a description of the data ports of register 1362 of Figure 138;

Figure 74 is a description of the data ports of register 1243 of Figure 120;

Figures 75-76 contain a description of the data ports of CTC 801 of Figure 8A;

Figure 77 contains a Counter Functions Table associated with the CTCs of Figures 8 - and 9; and Figures 78-80 are tables showing respective DIF switch setting descriptions associated with switch 616 in Figure 8A and switches 621 and 622 in Figure 8B.

DETAILED DESCRIPTION

Elefore discribing in detail the remote measurement unit in accordance with the present invention, it should be observed that the present invention resides primarily in a self-contained combination of a set of communication and electrical parameter measurement, conditioning and processing circuits and an etlendant control processor, through which line circuit test and measurement functions, as well as line conditioning anthours, that have been

previously carried out by separately dedicated remote measurement devioce and metallic access devices, may be selectively controlled from a remote command site. As described previously, remote commands may be sourced from a field technicians lists set, coupled in credit with a central office swifeth by way of a direct access test unit and associated pair gain applique, pair gain test control circuitry, or by way of a maintenance administrator's computer terminal. I which is modern-connected to the central office.

In order to facilitate the description, the configuration of the remote measurement unit, the manner in which it is interfaced with other communication equipment of a felephone network, and its functionality have been illustrated in the drawings by readily understandable block diagrams, which show only those specific details that are pertinent to the present invention, so as not to obscure the disclosure with details which will be readily apparent to those skilled in the art having the benefit of the description herein. Thus, the block discrem illustrations of the Figures are primarily intended to illustrate the major components and functions of the system in a convenient functional grouping, whereby the present invention may be more readily understood. In addition, schematics of the circuit components of the respective blocks of the overall system architecture of the remote terminal unit of the present invention, to be described with reference to Figure 2, are shown in Figures 3-21. Referring now to Figure 2, a block diagram of the overall system architecture of the remote measurement unit of the present invention is shown as including a control processor or microcomputer unit 200 (shown schematically in Figures 5, 6 and 7, to be described), which includes microprocessor, memory and associated logic and circuitry for controlling system functionality and operation in accordance with commands communicated to the unit from an external site and reporting the results of the execution of commands. The microprocessor is operative to execute the respective instructions of operating system firmware that is stored in an on-line remotely programmable flash memory system. Also included as part of the circuitry of microcomputer unit 200 are

watchdog fimer (which is operative to reset the system in response to one or more prescribed ambient anomalies), and a phantomizestore circuit which is operative to specify which operating system in the two flash memories is to be nn. Also included is address decoding circuitry which enables the processor to address specified peripheral devices.

Associated with microcomputer unit 200 is a communication unit 210, through which the system is interfined with external communication links end. Communication unit 210 (shown achematically) in Figure 10, to be described), includes an on-board modern circuit which is compatible with Bell 212A/103 and COLTT V 22N/21 operating standards, so that, via a modern port 211, communications may be ceread out at outstormary baud rates (e.g. 1250 or 309 bits per second). The interfacing microcomputer control control

In accordance with a preterred embodement of the present invention, the basid rate employed for senal digital communications is established by means of an autobaud rate detection mechanism described in copending patent application Senal No. by

Michael Kennedy et al, entitled "Autobaud Rate Detection Mechanism," filed coincident herewith, assigned to the assignee of the present application and the disclosure of which is incorporated herein.

As described in that application, conventional basid rate setting and adjustment schemes require the participation of technical personnal to determine and than perform parameter adjustments of the control settings of the device. To obvite these shortcomings an 'autoboard' selection mechanism is installed as part of the communication control software of the serial communication device's microcontroller, which enables the microcontroller to automatically determine the basid rate employed by a remote digital data communication's device, so that the basid rate of the internal modern of the unit may be readily set and locked to that basid rate.

To this end, rether than employ conventional baud-setting switches through which baud rate must be set by an on-site craftsperson. The autoboud rate detection mechanism employs a table of baud rate entries (e.g., 9900, 4900, 2100, 900, 300), at each of which the retimals unit's serial communication devices.

(modern) is capable of operating. Because the baud rate table is microcontroller-resident, it is programmable, so that the tuning capabilities of the sarrial input output device may be updated, for example by the replacement of a modern card capable of handling a prescribed set of baud rates with a more enhanced modern card having an expanded set of baud rate.

Pursuant to the autoback rate detection mechanism the highest band rate within the table is the default bound rate, which the detection mechanism employs when installing a bound rate detection routine in response to an incoming call. The routine is operative to step through successively lower band rates from the highest band rate in the course of a search for the band rate at which he remote device intramenting. The bound rate entries of the bibble are stored in sequential addresses in memory, which may be accamed by an associated soft-counter which controls bound rate only access, the soft-counter rolling over to the highest entity once it has dependent and the second responsibility entries that the search will not become "hung up" on any band rate. Internal timing for the integrated RMULIMAU system is provided by a clock/counter until 200 (shows achemizately in Figure 8 and

9, to be described), which includes oscillators, frequency counters and timer circuits that are operative to provide a 4.9152 MHz CPU clock, an 11.0592 MHz modern clock, a 3.56 MHz DTMF receiver and analogto-digital converter (ADC) clock, and clocks for additional components, to be described.

Also coupled to microcomputer unit 200 is an impulsoutput (I/O) unit 230 (chown schematically in Figures 11, 13, 14 and 15, to be described), which includes a plurality of testing and conditioning function relays that are Operated under processor control to interconnect currout components of the system in a prescribed connectivity path for a given system functionality. Also included are peripheral registers and resized where zicurist through which the processor controls the relays. As will be described the relays allows a line under test pair 231 and a monitored fine pair 232 to be internally accessed by the processor. Also coupled to [70 unil 250 is a ringing signal port 232.

Analog filter, amplifier and signal conditioning components are contained in an AC source unit 240 (shown sichematically in Figures 17-21, to be described), which is operative to convert digital frequencies to analog fonce with prescribed electrical characteristics and required source or termination resistions. These components enable the system to generate a wide range of vanable amplitude audio band tones (e.g., 20 - 10 kHz and 0 - 40V, peak-to-peak), such as DTAM tones, test tones, ring-back tones, and a reference tone used for fine capacitance measurements.

A DC source timit 250 (shown schematically in Figures 16-18, to be described) contains DC coupling circularly which is operative to provide CD bettery obtlage for powering the line under test, and producing precision, variable DC vottages (e.g. -80VDC - +86VDC) under CPU control. As will be described, variable DC vottages may be generated using a prescribed voltage reference (e.g., 10 VDC), a digital-toanalog converter (DAC), a power source voltage stage, and selectable source resistors, so that precision line resistance measurements may be made. A defector unit 280 (shown schematically in Figures 12, 13 and 15, to be described) serves to detect DTMF signalling, external and 15, to be described) serves to detect DTMF signalling, external.

closed-contact alarms, and an off-hook condition on the line under test for any standard subscriber loop length. It may also perform high impedance and low impedance annolloring of lest line conditions over the monitor line, or detect single frequency pulses employed for rotary dial analysis or phase difference intervals between a reference and a delayed signal used in capacitance measurements. A measurement innt 270 (shown schematically in Figures 13, 18 and 17, to be described) is employed to person extremely precise AC and DC voltage and current measurements on the line under test For this propose, measurement until includes a set of termination resistors, procision voltage divider and current shurtl resistor networks, a bandpass filter to eliminate noise, a precision AC - RMS DC converter, a high-speed comparation for performing quick voltage checks on the line, an ADC for making DC measurements, and a set of capacitions used for set diagnostic testing.

Power for the respective units of the system is provided by way of a power supply unit 280, which receive a set of prescribed power supply voltages at ports 281 and includes ID-CD convarier incuity for providing the rescessary DC voltages for powering the circuit components of the various units it also couples CD better/1897DC), anobed to an external port 282, for powering the line.

As pointed out above, respective schematics of the circuit components of the respective blocks of the overall system stohlecture of Figure 2 are shown in Figures 3-21. To avoid the cluttering and thereby reduce, to the scherol possible, the 'busyness' of the schematics, inter-connections among various components have been aboven by mnemonic identifiers. In addition, respective tables showing the association of the respective prins of the pin banks, circuit connection mnemonics and register data port dentifiers are set of this Figures 40-50.

Referring now to Figures 3 and 4 which are schematic diagrams of the details of power supply unit 280. Figure 3 shows a bank of power connection input pins 301 and a bank of power opnosedion output pins 302, between which a power supply filter capacitor circuit 300 is connected. Power supply filter capacitor circuit 300 is connected. Power supply filter capacitor circuit 300 contains respective power supply filter capacitor circuit 300 contains respective power supply filter.

respectively identified power supply voltages employed. In the crouit schematic of Figure 3, the various power supply terminate inclined systic, ex-16VDC, ex-16VDC, ex-16VDC and 48VDC central office battery, As shown, the pin terminate also provide for digital logic ground, analog ground, a 48V common ground, and chassis ground.

Figure 4 schematically illustrates a pair of DC-DC converter crousits 401 and 402, which are operative to provide suppliementary regulated +4-59/DC and +7-5 50/DC power supply violages employed by A-D and switched capacitor filter circuitry, to be described. DC-DC converter circuit 401 includes a pair of operational amplifiers 411 and 412 which are fed a stable voltage (16V/DC) applied to input node 410, from the voltage reference por VFREP of a digital-losanalog converter 1720, shown in Figure 17. to be described Feedback regulating power output MOSFETs 421 and 422 are gated by the outputs of amplifiers 411 and 412 is supply the current recessary for circuitry that draws at spower from the supplementary +4-59/DC rails. (The 4-59/DC is used primarily for ADC circuitry). Similarly, DC-DC converter circuit 402 includes a pair of operational amplifiers 413 and 414 to supply the current necessary for circuitry that draws at spower from the 10VDC input node 410. Flower output MOSFETs 423 and 424 are gated by the outputs of amplifiers 413 and 414 to supply the current necessary for circuitry that draws its power from the supplementary +4-75-VDC rails. (The +47-5/VDC rails.) (The supplementary +47-VDC rails.) (The +47-5/VDC rails.) (The +47-5/VDC rails.) (The +47-5/VDC rails.) (The supplementary +47-VDC rails.) (The +47-5/VDC rails.) (The supplementary +47-VDC rai

(280 microproseson-based) central processing unit 601, which is operative to execute the various RMU and MAU functions of the system (to be described below with reference to Figures 22-39), through who both RMU fine orount measurement functions and 6A0 time conditioning functions may be selectively controlled from a remote command sete, in accordance with an operating system stored in that one of a paid of flash memory systems, somematically illustrated in Figure 7, that has been declared to be active or 'on-line'. Microprocessor 501 has associated address ports (16 bits; A0-A15) and data ports (6 bits; D0-D7) coupled to a digital

system bus 500. A buffer 580 provides isotation between a processor data bit (PDO-PD7) portion and a general data bit (DO-D7) portion of the system bus 500.

Figure S. A further shows a (phantom/resolver) memory system selection logic chrait 502; including input driverigate crount 503, which is coupled to receive respective phantom (PHTM) and restore (RSTR) mode logic levels, and a settreset flip-flop 504, driven by driverigate cross 503, which is operative to specify which operating system is the two fash memory systems of Figure 7 is to be executed. The system is configured to normally bord up in a given flash memory system (system 1). However, since the firmware configured to normally bord up in a given flash memory system (in propose 1). However, since the firmware configuration is carried out, if is necessary to ensure that the intended operating system (in g. an upgraded system that has been downloaded into system 2) is run. To ensure that this happens, the logic levels of the PHTM and RSTR mode inputs are appropriately set, via external voicine access, so control which operating system will be run (i.e., an upgraded operating system reprogrammed into flash memory

system 2). The architecture and selective programming of the pair of faish memory systems (flash memory system 1 and flash memory system 2) is proferably conducted in the manner described in the above-referenced co-pending Schillace et al application. As described in that application, each of the flash memory systems has a cumulative address which space which is partitioned in banks of a prescribed depth each. As will be described below with reference to Figure 7, a respective flash memory system is comprised of a pair of memory modules. An ential portion of each of flash memory system contains the same or common creating system code, while the remainder of that flash memory system is divided into continuous, but individually addressable, banks of memory.

Each fash memory system is programmed by initially resetting the entirety of each foark to all 1%, the binary state of selected ones of the memory calls in each reset beak is then changed to a '0' in order to reprogram a previously programmed flash memory system, it is necessary to initially reset the entirety of such fire.

be-reprogrammed bank to all "I's, and then change the binary state of one or more memory cells of each

When the RMU system of the present invention is initially configured for installation at a test and monitoring site, each of its two flash memory systems will have been loaded with the same firmware, so that the two flash memory systems contain redundant versions of the same operating system solector. When the RMU is powered-up, the (phantom/restore) memory system selector logic circuit 502 will normally cause flip-flog 504 to set the logic level of download (-DNL) pointry lord 521, so that a prescribed flash memory system (normally system it as default) is accessed by processor 551, which then uses the operating system resident in the default memory system (until that system is modified). Thereafter, when the operating system is to be changed (e.g., upgraded or a previously inactive feature activator), the inactive (cif-line redundant) system is modified by means of a download sequence and the system is reset to port sequence and the system is not be previously inactive feature.

(e.g. flash memory system 2) becomes the active system, while the previously active system (e.g. flash memory system 1) goes off-line.

As noted above, the respective phaniom (PHTM) and restore (RSTR) mode logic applied to the selection logic circuit 502 will control whether operating system software that has been downloaded into the currently off-line flash memory system (phanton mode) or the normal system memory system (rectore mode) is to be run, by asserting the appropriate register till. On subsequent resets with power still being applied, the (DOWNLOAD) o auput (2DHL) of life 7-top 504, which determines memory system mode (i. a which flash memory system is to be employed), will toggle. The logical operation of driverigate croud 504 as but that the default state of the -DNLD bit is attive high (restore) or power-up, which will initialize the DNLD bit when the +SVDC power supply rail is approximately half of SVDC.

Also shown in Figure 5A is a watchdog linner logic circuit 506, which is gated to driverigate circuit 503 and serves to reset the processor circuit if the *5VDC power supply rail drops to a value

less than a prescribed voltage (e.g. 4.25-4.5 volta), or if the processor fails to periodically send a write strobe to the watchdog timer. The purpose of logic circuit 506 is to ensure that, upon system reset or power up, no write operations are effected until the system has been allowed to stabilize. The remander of Figure 5A as interface circuitry for coupling the requisite? logic level/signal trining to other components of the system, to be described. In addition, an output driver, signal conditioning logic circuit 509 is employed to tailor the characteristics of an input/output enable pulse to satisfy presented modern chip select parameters.

Shown in Figure 58 is a processor clock divider flip-flop 582 divides a processor clock signal PCK/2 generated by a counter/liming signal chip 801, shown in Figure 8A, to be described.

Figure 6.4 schematically Electrates is memory access controller comprised of a grocessor data beffer register 601 and an associated address mapping bock up table PROM (programmable read only memory) 603 which are cascased tragelher for farm a memory sleocider 800. The inputs of the memory decoder 800 are coupled via lastic 602 to the processor data portion of the system bus 500 and address bits A13-A15 of the address postion of the system bus. The translation matrix for memory map PROM 603 is shown in Figures 45 and 46. Memory map PROM 603 is also coupled to link 604 to neckly the download for the complex of the download for the system bus. So holds of a selected flash memory are accessed in apportance with the combination of the eight bits from decoder 610 or in MRO2, the CPMID) bit on link 604 and the processor address bats A13-A15, from the system bus. The outputs of PROM 603, on links 609, are employed to select flash memory are memories of Figure 57.

Coupled downstream of memory map PROM 603, a non-volatile random access memory controller chip 605 is employed to prevent corruption of RAM memory during power outlages. Controller 905 monitors the battery line and is operative to couple a 5 wolf.

battery vollage supplied by battery 909 to battery supply (VBB) port 681, which is coupled to the flash memory to praserve its firmware during a power outage. A two-bit DIP switch 618 is coupled to previde a manual switch capability for connecting the battery 809 to the system. Controller 500 also provides an enable output MEMS at port 682 for random access memory shown in Figure 7. Figure 78 shows a switch table associated with the settines for switch 618.

Figure 8A further shows input/output decoding circuitry for addressing peripheral devices with which the control processor communicates, or the various (I/O) relay drivers. The decoding circuitry is comprised of set of address decoders 811, 615, 615 and 617 which are coupled via address time 621 to the address bits A2 - A7 of the system bus, and are operative to select respective ones of a set of imputioutput ports 623 during I/O write or read cycles, in accordance with write and read control inputs on lines 625 and 627, respectively. A write control signal on line 625 is further coupled through signal conditioning circuit 631 to condition a modern write strobe signal MVMR, while a read control signal on line 627 is further coupled through signal conditioning circuit 633 to condition a modern read strobe signal MVMR.

Figure 6B shows a liming logic circuit 640 comprised of gates 641-643 and flip-flops 641, 645 which provide a prescribed deley or wait signal WAIT at cutput port 651, which is used in association with the timing signals generated by counter timer chip circuitry to be described, to ensure that sufficient time allowed for accommodating the propagation of processor interrupt signals that have been asserted.

Figure 7 schematically illustrates, st 701 and 702, the above described dual flash (PROM) memory systems, and a random access memory (RAM) module 703. The first flash memory system (system 1)

701 contains flash PROMs 711, 713; the second flash memory system.

(system 2) 702 contains flash PROMs 721, 723. For purposes of a non-limiting example, each manney module is a sixteen bit address, eight bit data device, with the address and data bit ports being coupled to the system bus, as described previously.

As pointed out above, the architecture and selective programming of the flash PROMS 711, 713 and 721, 723 of the primary and secondary memory systems 701 and 702, respectively, is preferably conducted in the manner described in the previously identified co-pending Schillaci at all application. As pointed out in that application, and is aboven by the system bus connections in Figure 7, each flash memory module may be erased and programmed through a modern life. For the purpose, a DC programming or write voltage VPP, supplied via link 731, is activated at 124/DC for flash ensure or reprogramming, one device at a time. To read the contents of a flash memory module, VPP is handley at zero volta.

The operating system firmware that is stored in flash memory systems 701 and 702 is preferably programmable and modifiable in accordance with the mechanism described in oc-pending patent application by L. Moser et al., filed on even date herewith, Senal

No., entitled: "User Controlled Electronic Modification of

Operating System Firmware Resident in Remote Measurement Unit for Testing and Conditioning of Subscriber Line Circuitat, assigned to the assignee of the present application and the disclosure of which is incorporated herein.

As described in that application, the problem of labor costs and down time required for a cartisperson to perform on-site or factory-returned modification of operating system firmware in a remote measurement and text unit are substantially reduced by configuring the firmware-memory architecture of the unit's micror-controller of a pair of redundant, erasable flash memory systems, that enable the operating system firmware of a remote monitoring unit to be selectively, extentionally modified, in particular erased, replaced and features selectively turned on, from a supervisory device (e.g. a data terminal coupled via an affendant modern to the certail office, or via a personal computer connection to a serial port (e.g. RS-232 port) of the test unit).

Figure 8A shows an input/output control/communication (KIO) supervisory unit, diagrammatically illustrated as comprising a Zliog Z84C90-based counter/timer chip (CTC) 801, which has a pair of (aignt bd) parallet I/O ports 802, 803, a multi-clock port 806,

and a pair of full-duplex senial ports 811, 812. Each of parallel I/O ports 802, 803 has eight, individually configurable read or write bits. When employed as read inputs, these bits may be configured to initiate

interrupt routines, triterratify, CTC 801 comprises four preselable, eight bit ocurinars, which are employed to generate prescribed clock signals for the system. Serial communication ports 811, 812 have variable baud rate and synchronous or asynchronous capability and are ocupled to an R5-232 serial communication chrestreceives 830. The functions of counterfilmer chip 801 are listed in a Counter Functions Table shown in Figure 87. Also shown in Figure 88 is a clock divider flip-flip 851 which subdivides a counterfilmer clock to provide a fifty percent duty cycle clock signal.

Figure 8B shows read port registers 821 and 822 associated with eight and four bit DIP switch 831 and 832, respectively, settings for which are employed to set prescribed system configuration parameters in accordance with the DIP switch tables shown in Figures 79 and 80.

Figure 9 schematically illustrates a set of four counteritimer chips (cTCs) - 201, 902, 903, 904, and associated coupling togic circuit 907, 908, each counter having four internal eight be countered. These counteritimer chips are employed as scheduler timers, time interval counters, pulse counters and clock generators for valorise system functions listed in the Counter Functions Table of Figure 77. The four counter/timer chips 901-904 and counter/timer chips 901-904 and counter/timer chips 901-904 are counterfunctions and in a daily chan configuration via the higher priority EC output bits and inverse priority EEI in a daily chan configuration via the higher priority EC output bits and inverse priority EEI, from highest to lowest priority interrupts. He counter units are connected in the order: 901-902-901-903-904. Associated with the timer/tounter chips are respective selection logic circuits 91-9164, through which the various clock and timing signals provided by CTCs 91-904 are shared among the CTCs for tone and timing signal generation, such as that employed for rotary pulse generation and casociations for one operation for coacelations eneagerments.

Figure 10 schematically illustrates the direuit configuration of communication unit 210, through which the systemin sinterioned with external communication inflex. Communication unit 210 includes an on-board modern croxit 1001, such as a Ball 212A/103 modern, having an internal UART, as described above, for interfacing with processor 501 (Figure 5). Modern 1001 is driven by an associated 11,0592 bitz oscillator 1003, and has a selectable band rate of 300 or 1200 band, so that, via modern por 121, communications may be carried out at customary band rates of 300 or 1200 bits per second, for data access for a lelephone like in barface,

Modern part 211 is coupled through modern/line interface circuitry, including a transformer 1010 and a solid state relay Ki to modern tip and ring ports 1011 and 1012. A ring detect circuit 1015, including ontoisolator 1016, is coupled across the modern tip and ring lines 1013 and 1014 and has its output coupled to a ring detect input port 1021 of modern 1001. If a legitimate ring signal is detected, a ring detect logic level is asserted at ring detect input port 1021. Modern 1001 signals the processor by means of modern interrupt outputs on port MINT to CTC 801. A buffer 1071 provides a transceiver- interface between the processor data portion of the system bus. Also shown in Figure 10 is a set of (three) write port registers 1041, 1042, 1043, the D inputs of which are coupled to the system bus, employed for the control and selection of test functions detailed in 'the register tables of Figures 49-76. Figure 11 shows a pigrality of write ports 1101 - 1108 and associated relay drivers 1111 - 1118 for setting an test functions of the system. Write ports 1101 - 1108 are comprised of latches which store data asserted on the data bus each time a new event or stage of a lest function requires that the test function bits change state. For the most part, the write bits are used to control the relays for establishing the requisits test parameters, described below. Also shown in Figure 11 is an additional register 1121, an upper four bits of which on link 1122 are employed as a read port, with the lower four bits on link 1123 being used as a buffer for digital signals employed for tone generation. As noted earlier, register tables in which the respective mnemonic

identifiers of the register data ports are listed with their associated functionalities are shown in Figures 49-76.

Figure 12A schematically illustrates components of detector unit 280 as including a variable gam (e.g. XI or X10) empirifier stage 1201, having a controlable input resistor bank 1203, respective resistors of which are selectively switched in creatil with a set of input terminals 1205 to which various AC signals from the test pair, the monitor pair, modern or high impedance monitor are coupled. The output of simplifier stage 1201 is coupled to a delect (CET) output forminal 1207 and to a DTMF reserver 1211, output port and 221 of which are coupled to the system bus for application to the KIO CTC 801 of Figure 8A, referenced above. DTMF receiver 1211 is driven by a 3.58 kNrt coediabator crystal 1215, which also provides the clock SMCK (or the system analogi-original converter (ADD), shown in Figure 17, to be described.

Figure 12B shows a threshold detector circuit 1221, the input of which, vie link 1223, is coupled to detect the open or closed condition of contact 1225 of an atarm relay K7. Figure 12C softensatically illustrates an off-hook detection comparator 1213, which is coupled to an off-hook detect (CHP) input iteminat 1233, to which a line under test and a rollary dail juste input may be applied. Comperator 1231 is operative to compare the monitored ourset with a timeshold to determine whether the subscriber equipment under test is off-hook. The logic level of off-hook port 1232 is monitored through CTC 601 to determine whether the line is off-hook. Figure 12D depots a bank 1241 of light emitting doubles.

(LEOs), which may be panel or board mounted, and serve to provide visual status information to service and maintenance personnel. The

LEDs of the bank 1241 are selectively energized by processor-sourced drive inputs to an • LED drive register 1243, which is coupled to the system bus, as shown.

Figure 13A schematically itualizates components of measurement und 270, which performs extremely process AC and DC vallage and current measurements. Shown at 1909 is a phase detector until which is operative to measure the phase difference between two sine waves or tone signals, such as a reference said to that and a line responses.

tone associated with the measurement of the capacitance of the telephone line, as described in copanding application Serial No., filed coincident herewith, by Alex Knight et at, entitled:

"Phase Differential Measurement Circuit," assigned to the assignee of the present application and the disclosure of which is herein incorporated.

As described in that application, the phase differential measurement circuit 1500 converts capacitance measurement since wave signals that digital format and preprocesses the digitally formatted signals not digital code viaises that may be readily analyzed by the system microprocessor. As schemalically illustrated in Figure 13A, the phase differential measurement until includes first and second input terminals 130f and 1302, to which are respectively applied a reference time signal (e.g., a 50 Hz tone) (STRT), and a line response tone signal (STDP) measured across the big and fing portions of a telephone line,

The reference tone STRT and the line response signel STOP are respectively coupled to first and second conditioning circuits, comprised of cascaded high gain amplifier stages 1303 and 1304 and comparator circuits 1305 and 1309, respectively, which format the reference tone sine wave signal STRT and the line response signal STOP into first and second square wave elignals. These first and second square wave signals are applied to a first exclusive-OR circuit 1310 and to first and second divide-by-two fip-flop circuits 1311 and 1312, respectively. The divide-by-two flip-flop princits 1311 and 1312 produce third and fourth square wave signals, respectively, having a frequency which is half the frequency of the first and second source wave signals.

The output of the Irst exclusive-OR circuit 1310 comprises a pulse train the duration of each pulse being representative of a respective half-cycle phase difference between the two sine waves. This half-cycle phase differential aignat, although having greater susceptibility to noise (e.g., 60 Hz hum) han a fall-wave signat, has the advantage of providing twice the number of phase differential pulses in a given period of time of what a full-cycle signal can provide.

The sourse wave signal outputs of flip-flops 1311 and 1312 are applied to a second exclusive-OR circuit 1320, the output of which comprises a series of pulses, with each pulse being representative of a respective full-cycle difference between the reference and line show evers. The full-cycle phase differential signal, although providing a coarser measurement of phase differential than at half-wave signal, has the advantage of being more stable and -lees sensitive to DC offset than are half-cycle measurement.

The output of each of exclusive-OR circuits 1310 and 1320 is coupled to first and second inputs 1321, 1322 of a multiplicare 1325, the output of which is coupled to a delay stage 1327. Multipleare 1325 is controlled by the control processor via control input links 1326, to select which of exclusive-OR circuits 1310 and 1320 with have its output ocupied to the output of multipleare 1325. The output of comparator 1320 is clocked into a leadflag flip-flop 1331 under the control of the OI output of delay stage 1327. The Quipt of fleadflag flip-flop 1331 provides a logical level output signal (-LAG) representative of whether the phase of the first square wave signal STRT leads or lags the phase of the second square wave signal STRT leads or lags the phase of the second square wave signal

The PCNT output of stage 1327 on line 1337 is coupled via the system data bus to the limin/scounter chip 801 of Figure 8A, which counts the number of pulses on line 1337. Over a prescribed count average interval, which serves to average the phase interval counts to provide consistent capacitance readings, then for a given capacitance and measurement source resistance, the PCNT pulse provided an indication of capacitance value measured. For the same valued source resistance and larger valued capacitance, the PCNT pulse width will increase. Figure 138 shows a tone generator circuit (1350, which is operative to produce an output voltage having a frequency that is defined by prescribed combination of a plurative to produce an output voltage having a frequency that is defined by prescribed combination of a plurative to produce and output voltage having a frequency that is defined by prescribed combination of a plurative to produce and output voltage having a frequency that is defined by prescribed combination of a plurative to produce and output voltage having a frequency that is defined by prescribed combination of a plurative to produce and output voltage having a frequency that is defined by prescribed combination of a plurative to the produce and the produce of the produce and t clock inputs and an amplitude that is digitally selectable by processor 601 applied to DAC 1720 in Figure 17. The configuration and operation of such a tone generator circuit as may be employed for tone generator 1350 are described in delaif in co-pending application.

Serial No., filed colincident herewith, by Richard Walsworth et al, entitled: "Programmable Source for Supplying Controllably Variable AC/IDC Vottage Output for Telephone Line Measurement Apparatus." assigned to the assignee of the present application and the disclosure of which is herein incorporated.

As explained in that application, the output DOUT of the DAC is a processor edjustable DC voltage in the circuit architecture shown schematisably in Figure 13, this DC voltage is applied to respective switches of a switch bank 1351, which controllation in the property of the DAC to the DOUT input port of a set of input links 1353. The switches of switch bank 1361 are opened and closed in accordance with a programmed selection of one or more of signal waveform inputs PRO1-FRO13 associated with respective equater waves provided by timer-counter chips of Figure 9, described above, and succided to witch drivers of bank 1351 via input links 1353.

The outputs of switch bank 1351 are coupled to respective input resistors 1355 of a unity gain inverting summing ampfiler 1357, the output of which is a multi-frequency signate composite AC signal waveform MIFFC derived at output node 1359. This composite AC waveform is coupled to a switched capacitor filter and hown in Figure 19, to be described. The cutoff points of the switched capacitor filter are programmable, as that odd harmonics may be excised from the fundamental frequency of the composite AC waveform. The output of the switched capacitor filter is then applied to an adjustable smoothing filter slage, which removes statisteph transitions in the waveform associated with the operation of the switched capacitor filter and adjustable smoothing filter and editable parameters of each of the switched capacitor filter and adjustable smoothing filter stage through a coupling resistor, and microsofted capacitor filter to a cinutif requency tone drive output port. As will be described, the lone drive output port As will be described, the lone drive output port provides an AC tone signal that can be selectively applied single-

differentially to the tip/ring portions of the telephone line of interest. The AC tone signal may also be applied to a high performance output amplifier stage employed for capacitance and resistance measurements. Figure 1.4A schematically illustrates testing and conditioning function relays of input output (I/O) unit 230 that are operated under processor control to miterconnect curout components of the system in a prescribed connectivity path for a given system functionality. In particular, respective tip and ring input ports TTIN, TRIN of a test pair are coupled through an input relay I/C to an protection circuit 1401 that contains respective tips 4103, 1404, research s1405, 1414, and variation; 1407, 1416s, cand variation; 1405, 1416s, and variation; 1405, and variation; 1405, 1416s, and variation; 1405, 1416s, and variation; 1405, and variati

A relay K4 is coupled in circuit with the lip and ring lines 1411 and 1412, respectively, so that, when operated, rallay K4 causes the lip and ring connections to be reversed, so as to allow either line to be measured. Relay K5 is coupled to lines 1413 and 1414, which a recoupled through relay K4 to the tip and ring paths. When operated, relay K5 shorts tip and ring together (used for both measurement and conditioning functions). Relay K6 is coupled to tip and ring paths 1411 and 1412 and to a set of praction (stable over time and temperature) diagnostic capacitors 1421, 1422 and 1423, as shown. Operation of relay K5 terminates lip and ring with a prescribed diagnostic capacitance, so that whether or not the capacitance measurement circuity is operating correctly may be determined.

Also shown in Figure 14A is a relay K8, which controllably places a thermistor 1425 in crout, with the tip and mig lines 1411, 1412 for temperature measurements. Relay K9 is occupied to controllably invides the fip and mig paths 1411 and 1412 with a snubber circuit comprised of resistor 1427 and cepacion 1428, so as to effectively remove transients that may be introduced when a field battory is applied to a line. Relay K10 is coupled to controllably short tip or mig to ground, as shown. Relays K10.

K13. K14 are coupled in circuit with respective reastors of a resistor network 1431, and are operative to controllably coupled a selected measurement source resistance in cross with fine DSRC and line 1414. Relay K15 is controllably operative to allow the test pair to be connected to external tip and ring lines 1432 and 1433, via an internal tipring test bus pair 1441 and 1442. Figure 148 shows a relay K11 that is coupled in circuit with relays K21 and K22 of Figure 15 described below, to provide an auxiliary tow impedance monitor connection between a test pair fine and a monitor tine.

Figure 15 schematically Wustrates additional controllable connection circuity; including a relay K17, which is operative to couple test pair signals applied to a tip and ring test pair 1501 of a fine under rest to a test pair isolation transformer 1503, the secondary of which is coupled to output line 1505. A relay K18 is

operative to cougle a termination resistance, the value of which is defined by the controlled energization of relays X19 and X20, coupled in circuit with termination resistors 1507 and 1500, in crocut with either the secondary of transformer 1503 or directly across the test gair tip and ring lines 1511 and 1512. Relays K21 and K22 are coupled in circuit with relay KII of Figure 14B referenced above, and are operative to provide multifunction test signal routing capability to or from the test and monitor by and ring pairs, as will be described. Respective tip and ring input ports of a monitor pair TMON, RMON are coupled through a monitor line proteotron circuit 1515 bat contains respective a time 1514 and a variety 1517, oxigided in circuit with a monitor pair solid state relay X23 and a relay X15, which is coupled to amonitor pair isolation transformer 1520. Also on overvoitage cround 1530, compressed of Zerer decides 1531, 1532 is coupled between secondary line 1535 of transformer 1529 and ground. Secondary line 1535 is coupled to

Relays K24 and K27 are operative to couple CO hattery voltage to the test pair TTIP and TRNG, on lines 1541 and 1542, respectively. Relays K25 and K26 are controllably operative to

couple respectively different (externally applied) ringing signata RGN1 and RGN2 to test tip line 1541, as shown. Relay K28 couples the test tip and ring pair to the input of a high impedance monitor circuit 1550, the output of which is coupled to output port 1551 and is employed to measure AC signals from either the test pair of the monitor pair without introducion noise onto the line under test.

Figure 16 shows voltage and ourset measurement circuity employed for remote measurement ACIOC voltage and current measurements. For voltage measurements, a 10 magchin resistor divider network 1601, comprised of a 9M ohm resistor 1611 and a set of decade-divided resistors 1612, 1613, 1614 and 1616, is coupled between line 1602 and ground. For oursent measurements, a IK ohm resistor divider network 1604, comprised of a soft of decade-divided resistors 1605, 1608, 1607, and 1608, its coupled netween line 1610 and ground. The values of these resistor divider networks are chosen so as to provide a range of input voltage values field conforms with the input range of an attendant analogy-to-digital conventer from which digital values are outbut for analysis by the control processor.

Relay K34 is operative to controllably select, via a control signal on input port (-t/V), whether a voltage (V) measurement or a current (I) measurement is to be made. Where a current measurement is to be made (the test tip input (TTIP) is coupled to current shunt resistor network 1609. Where a voltage measurement is to be made the test tip input (TTIP) is coupled to voltage divider resistor setwork 1601.

For voltage measurements, a relay KD9 is coupled in circuit with innex 1802, and 1803, so as to controllabity short the 9M ohm resider and disnetly select the 1M ohm voltage divider configuration, white relay K30 is coupled in circuit with lines 1803 and 1804, so as to controllably typeas the 9M ohm resistor and short the 900 ohm resistor, thus selecting the 100K ohm voltage divider configuration. Relay K31 is controllably operative to place a prescribed compensation capacitance 1620, formed of capacitors 1821 and 1802, across the 900K ohm voltage divider; to the purpose

of canceling out loss due to parasitic capacitance, and is also used in a divide-by-ten range of AC vottage measurements.

Relays K32, K33 and K86 are directly path directing relays which are connected to provise various circuit paths from line inputs TITI. TRING or RRI) to the voltage divider network 1601 or current shurt resistor network 1603. Relays K35-K40 are coupled in circuit with the respective decade-divided resistor sections resistor relevonts 1601 and 1809, and are operative to controllady sealed different voltage or current measurement ranges. Relay K41 is operative to promisely sealed different voltage or current resistor relevonts to an outputs on line 1530, or an external input port 1831 to output port 1602 for application to the measurement circuitry shown in Figure 17, to be described. A resistor-espector network 1534 provides a prescribed amount of seclation (absent) attenuation) to protect downstream measurement circuitry Figure 17). Also shown in Figure 18 are lost conditioning relays which are operative to select measurement ranges, switch input signals and provide various measurement functions to be described Figures. 17A sehematicity littlestrates the circuit configuration of that portion of the measurement and 270 which contains a precision Ac-DC RMS converter and an analog do-digital conventer (ACI) for making DC measurements. Egure 17B shows digitall-c-analog conventer circuitry. Figure 17C shows a 16th-spike spike proper forming quick voltage checkes on the lang and Figure 17C shows a 16th-spike appeal comparator for performing quick voltage checkes on the lang and Figure 17C shows a 16th-spike and provide provides on the lang and Figure 17C shows a 16th-spike and provides appeal or proparator for performing quick voltage checkes on the lang and Figure 17C shows a 16th-spike and provides and provides and provides and provides on the lang and Figure 17C shows a 16th-spike and provides on the lang and Figure 17C shows a 16th-spike and provides and provid

More particularly, Figure 17A shows an AC-DC RMS converter, which provides a DC output voilage matching the AC RMS input and comprises a DC-DC converter chip 1701 having an input terminal 1703 selectively coupled through relays R42 and R43 to input terminal 1705, to which output terminal 1632 of Figure 16 is coupled. Relays R42 and R43 provide paths for switching AC, DC or filtered signals into an ADC 1710. The voltage reference for DC-DC converter 1701 is derived from a potentionneller-controlled voltage reference circuit 1705, for adjusting the accuracy of the RMS-DC conversion performed. A DC voltage on a line under test is coupled via input

port 1709 (DTIP) to ADC 1710, which is operative to measure DC input voltages, while filtering out 50 Hz from

Figure 17B shows a digital-to-analog converter chip (DAC) 1720 having 1s voltage reference derived from a potentioneter-controlled voltage reference circuit 1707, for adjusting the accuracy of the converter. The output of DAC 1726 is coupled through a current-to-voltage transiting buffer stage 1733 to a unity gain, inverting buffer stage 1733 and to a relay K44. The potantly of the output voltage produced by DAC 1720 is determined by the circuit path through relay K44 - either from the output of buffer stage 1733 or through cascaded unity again werefrap buffer stage 1733.

Figure 17C shows a high speed comparator circuit 1731, which allows the voltage on the line, relative to a programmable threshold; to be read rapidly, and may be amployed for distince detection. The operation of such a high speed comparator circuit is described in detail in the above-referenced co-pending Walsworth et al application.

As described in that application, when testing or monitoring the line, the snallog values of montored parameters of the telephone line are digitated by the analog-to-digital converter, so that they may be read by the control processor. In order to anable the sensitivity range of the ADC 1710 to be quickly established, the output (DOUT) of the DAC 1720, shown in Figure 178, as outplied to a first input DOUT or comparator 1731. A second input COMPI is occupied (vae a unity gain before amplifier 2001 and path through relay K62, shown in Figure 20) to the ADIN portion of input port 1709 of ADC 1710. Comparator 1731 is operative to provide an output signal DTD on output terminal 1738 is discrable of whether the input of the ADC 1710 exceeds the output of the DAC 1720. It so, the processor responds by immediately changing the sensitivity range of ADC 1710. As shown in Figure 178, the threshold voltage level DOUT for high speed comparator crowl 1731 is coupled through relay K44 from the output of DAC 1720. Thus, the polarity of the comparator's reference voltage is determined by the circuit path through relay K44 - either from the output of buffer

stage 1733 or through the additional inverting buffer stage 1735.

Figure 17D shows a tone generation driver amplifier circuit

1751, coupled to receive a tone signal TONE on input terminal 1753, from a switched capacitor filter in Floure 19 to be described, and provides an amplified tone output at TORI port 1755.

Figure 16 schematically shows the circuit configuration of a discrete output power amplifier circuit, which is operative to provide AC voltages employed in capacitance measurements and DC voltages used in resistance measurements. The use of the output power amplifier circuit for sourcing AC voltages for capacitance measurements) is described in detail in the above-referenced co-pending Walsworth et all application.

As shown in Figure 18, the output power amplifier is comprised of differentially connected, Darlingtonconfigured transition pairs 1801 and 1802, the common emitter connections of which are connected to a bias current source 1805. Darlington pair 1801 has its base input 1811 coupled to telay K64, while Darlington pair 1802 has its base input 1812 coupled to relay K66. For AC voltage generation, respective unity gain control inputs U6011 and U61V2 are applied to relay control terminatis, so that the amplifier is operated as a unity gain amplifier. For DC voltage generation, the relays K65 and K65 remain unamengized in the connection pair configurations shown, so that the output of DAC 1720 (Figure 178) is applied through a unity gain buffer amplifier 1807 base node 1811 of the amplifier circuit. In its illustrated configuration, the operational amplifier provides an investing K(10) gain function.

The collector node 1831 of Darington pair 1801 is coupled to a transconductance amplifier 1833, the output of which is coupled to a push-pull Class B output amplifier stage 1835. The output of push-pull amplifier stage 1835 is derived from output terminal 1837, which is coupled over time 1839 to relays K47 and K48, which provide Ac/DC voltages to the respective ring TRNG and tip TTIP portions of the test pair and to source resistance and capacitance output ports in accordance with the mode of operation of the system, as will be described.

Referring to Figure 19A. Effecting circulity for the vanous tone signals is shown as incluting a first towpass (tone) filter 1901 is shown coupled to a mulif-frequency tone generation input line 1903. Filter 1901 may comprise an eighth order Bassal lowpass filter (rbj., which is operative to convent square wave inputs on line 1905 to sine waves by removal of odd harmonics. The output of the filter is coupled to a TONE output line 1905, and to a switched calenditor state 1910, comprised of a which bank 1912 and an association state. multi-capacitor stage 1914, which supplies additional capacitor filtering to a bandpass switched capacitor filter stage 1920.

Also shown in Figure 19A is a bendpass switched capacidor filter stage 1920 is comprised of a fourth order desired filter stage 1921 coupted in cascade with an eighth order Gessol filter is 1924. Each switched capacidor filter stage has a prescribed circle filter cutoff frequency (e.g. on the order of 100·11). These filters are employed to ensure that time measurements are precisely conducted (e.g. removal of noise, resoling dist fores). Figure 1-93 shows a selectable resistor network 1950, employed for source resistors for capacitor measurements, comprised of respective offerent values resistors 1951-1954, which are coupled in circuit with relays K48 and K50. Relays K49 and K50 are controllably operated to place a prescribed resistance in circuit with ports 1981 and 1962 for capacitance measurements. Also coupled in circuit with port 1991 and a reference port STRT, is signal conditioning circuit 1966 employed for especiations measurements (The STRT) port corresponds to the reference tone STRT described above with reference to the capacitance measurements in illustrated in Figure 13A.)

Figure 19C shows a buffer amplifier 1970 having a potentiometer feedback resistor 1971 which is coupled in circuit with the output of and is operative to compensate for the loss through monitor pair transformer 1520 (Figure 15). Figure 20 schematically illustrates a set of buffer amplifiers employed in various circuit paths of Figure 95 and 17C in

particular, an operational amplifier 2001 is coupled as a high impedance input buffer for the high speed comparator 1731

(riesoritized above with reference to Figure 17C). A buffer amplifier

2002 has a potentiometer feedback gath 2004, which is coupled in cross with the output of and is operative to compensate for the loss through teet pair transformer 1503 (Figure 15). Buffer ampifier 2010 is coupled in circuit with the high impedence monitor stage 1550 (Figure 15) to provide an overall gain of untily.

Relay K51 is coupled in circuit with a pair of (100 ohm) resistors 2011 and 2012, and is controllably operative to place these resistors in circuit with the RMS-DC converter 1701 of Figure 17. Relays K52 and K53 are coupled to route various signels to the voltage divider and current shurt networks 1801 and 1809, respectively, in Figure 18, Relay K57 is controllably operative to place a resistor 2020 across the input of the test pair TTIP and TRNO of Figure 410.

Figure 21 schematically lilustrates the configuration of an AC source amplifier (power boost circuit) employed for metallic access conditioning applications. In particular, single sixtled AC signals to be applied to the test pair are coupled from an input ferminal 2101 to a first amplifier stage 2102 having an input ferminal 2101 to output of which is coupled through a push-pull stage 2105 to an output reminal 2010; coupled to the input terminal 2101 to a second amplifier stage 2112; and to relay K54 which is operative to controllably couple the AC signal output of the first stage 2102 to the tip portion of the test bus.

Similarly, output signals from the first implifier stage 2102 are outpied to an identical second implifier stage 2112, having a buffer amplifier 2113, the output of which is coupled through a push-puti stage 2115 to an output terminal 2117. Output terminal 2117 is coupled to leavy K65, which is operative to controllably couple the AC signal output of the second stage 2112 (which is the same amplitude output by the first amplifier stage 2102, but shifted in phase by 180 dagrees) to ring portion of the test bus. Thus, when used together, the two amplifier stages 2102 and 2112.

are operative to provide a large amplitude, differential tone across tip and ring.

Also shown in Figure 21 is an amplifier circuit 2120, which is operative, in response to a control signal at input terminal 2122 form timer/courter chip (CTC) 801 of Figure 6A, to generate a 12VDC programming voltage for the flash memory devoes of Figure

7. described above.

As pointed out above, the integrated line test and conditioning anothercture of the present invention schematically shown in datall in Figures 3-21 is capable of performing both remote measurement unit (RMU) and metallic access unit (MAU) functionality, each of which may be individually accessed and controlled. The RMU performs mechanized loop testing (MLT) tasks, while the MAU imparts prescribed electrical conditions to a specified line directivit. The operating systems software through which each set of system functionality may be controllative secuelable by control processors 011 (Figure 5 is storted in the system functionality may be controllative secuelable by control processors 011 (Figure 5 is storted in the manufacture.) quasa redundant flash memory systems 701 and 702 of Figure 7. In the description to follow, various RNU, test and MAU conditioning routines, and the manner in which the above described circuit architecture is controlled in accordance with the operating systems software stored in the currently active flash memory system to execute such routines, will be explained in detail.

RRMI OFERATING SYSTEM When controllably accessed to operate as a virtual RAMU, he system responds to instructions from a command site (floop maintenance operations system) and performs singlefine demand trests on a line provided by a pair gain system. A non-limiting example of a pair gain system that may be employed for this purpose is described in the Canactian patient to A. Chan et al., entitled "Pair Cain Applique," No. 1265/758. Access to the system may be effected by a modern link with the certifical office, employing a modern interfuse communication profotod used mechanized icop teating system to drive the system as an RMU. As contract our terms of the properties of the prop

in the diroult architecture and software that controls the operation of such diroultry includes the ability to measure AC and DC voltage and current, and three way resistance and capacitance (between the and ground, ring and ground, and tip and ring). The RRIU is also able to analyze rotary dail pulses, dail tone, and dual tone multi-frequency (DTMF) tones. It can also measure eignal transmission levels, generate test tones, and allow test presonnel to establish calliback and alternatively monitor, apply ringing, talk and perform tests on a separate telephone line. Each of these test capabilities will be described individually below.

In order to facilitate the description, rather than detail sircuit flow paths through the detailed oround schematics of Figures 3-21 for each function, a separate one of a set of block diagrams of Figures 2:2-38, which show the principal circuit components of the system architecture described above for the operation of interest, will be referenced. Details as to the actual purificipation of individual components of the circuit excitecture schematically shown in Figures 3-21 for a respective RMU tunction are readily accretizationable from the schematic Figure numbers given in the respective RMU test/measurement operation block dearrans of Figures 2:2-38.

1. DC Voltage Measurement (Figrure 22)

A DC voltage measurement measures DC voltage conditions presented on the test bus. The conditions can be internally generated or they may be presented externally from the outside line under test via relay. For this purpose, a shown in Figure 22, at

2201, DC lest pair voltages (e.g. tip-ground or ring-ground) are brought in through the input connect/ protect relay circuitry

(Figures 14-15). Via a path 2202 through the text conditioning intarys (Figures 14-15), the reat pair analog voltages are steered to the 1/1, 1/10, 1/100, or 1/1000 segment of voltage divider network 2203 (shown at 1609 in Figure 16). Al 2204, the divided analog DC voltages are read by the AD converter (1/10, Figure 17A) which, in turn, sends digital data representative of the measured analog DC voltage to the CPU (501, Figure 5).

2. AC Voltage Measurement (Figure 23)

An AC voltage measurement is similar to a DC voltage measurement in that it measures AC voltage conditions presented on the teel bus, and requires that the signal be routed the AC/DCRMS converter prior to being coupled to the AD converter, where the voltage is read and digitized. *Namely, with reference to Figure 23, as in the case of the DC teet pair voltages described above, at 2901, analog AC leat pair voltages (e.g. 6-g-ground or ring-ground) are brought in at 2301 through the input relay connect protect circuitry (Figures 14-15). Via a conditioning relay dirout path 2802 (Figures 14-15), thay are then selected to the 11,1701, 17100 or 17080 voltage of whole network 2303 (1601). Figure 1741, which translates the RMS voltage to an analog DC voltage. This analog DC voltage is then read at 2305 by the AD converter (1710, Figure 174), which the protection of the 1501 for the 1601 for the 1

3. DC Current Measurement (Figure 24)

Both DC and AD ourrent measurements are similar to voltage measurements, except that the previously described ourrent resistor network is employed in lieu of the voltage divider resistor network. More specifically, for DC ourrent measurements, DC feet pair ourrents (tip-ground or rang-ground) are brought in at 2401 through the input relay connectiprotect circuitry (Figures 14-15), and steered at 2402 via the test conditioning relays (Figures 1415), for the IK, 100, 10 or 1 ohm current shurt resistors 2403 (of current shunt network 1609, Figure 16). The resulting analog DO vottage, which is used to calculate current, is read at 2404, by the AD converter (1710, Figure 17A). The digital DC current measurement-representative date output by the AD converter is then sent to the CPU (501, Figure 5).

4 AC Current Measurement (Figure 25)

For AC current measurements, test pair currents (tip-ground or ring-ground) are brought in, at 2501, through the input test) connectiprotent circuitry 2501 (Figures 14-15), and steered at 2502, via teaf conditionary periary (Fourse 34-15) to the 16, 400.

10. or 1 ohm current shunt missions 2503 (of shunt network 1906, Figure 16). At 2504, the resulting AC voltage, which is used to calculate AC current, is sent to the RAKS(DC converter (1701, Figure 17A). The RMS(DC converter translates the RMS analog voltage to a DC voltage that is read at 2505 by the AD converter (1710, Figure 17), in turn, the AD converter outputs digital AC current measurement-representative date to the CPU (301, Figure 5).

5. DC Resistance Measurement (Figure 26)

There are lifter respective DC reastance measurements that may be conducted, respectively associated with differential resistances across the ring, ring-ground, and tip-ground. For each resistance measurement to be performed, a respectively different resistance measurement condition is asserted by the processor. Specifically, in response to a prescribed digital resistance measurement input code from the processor. 2001 the digital-be-enable ponerty.

(DAC 1729, Figure 178) generates an associated analog DC voltage.

This voltage is coupled to power operational amplifier 2602 (Figure

18), where it is amplified and then fed at 2603 through IK, 10K,

100K, or 1M ohms of the source resistance (1431, Figure 14A) and applied at 2604 to one side of the lest pair through the test conditioning relays (Figures 14-15) and #2605 to the input integral year ground relations of the parameters, that side of the test pair not being sourced with the DC measurement voltage is either open, shorted to ground or ehorted to the other side of the test pair, vit the test conditioning relays (2604, while, at 2605, the-pround or ring ground voltages are divided down by the voltage divider nativorik (1601, Figure 16) and read, at 2607, by the AD converter (1710, Figure 171) which in turn sends the data to the CPU (501, Figure 5). The processor then extrapolates the differential or 'delat resistances on the lest pair from this measurements data, taking into account the source voltage and source resistance used.

 Capacitance/AC Resistance Measurement (Figure 27) Capacitance measurements are conducted by applying a prescribed test tone (e.g. 30Hz) to the line and measuring phase

defay between the source and the effect of the line on the tone transmission. The tone signal is applied for three respectively different conditions of the test pair (corresponding to those described above for resistance measurements) and line voltage attentiation and phase shift are measured for each test line configuration. The resulting measurements are then processed to derive a differential capacitance.

For this purpose, at 2701, a 30 Hz signal is generated by dividing down the processor clock through the liminglocutants ribing (CTGs) to no counters (shrow at 901-904 in Figure 9), at 2702, a respective force is selected by the lone generator (1350, Figure 13B) and the ampitude is determined at 2703 by setting the output of the DAC (1720, Figure 17B) to the DC feed which becomes the presist-to-peak level desired. This digital signal is converted to a (104th); sine wave by the lowpass fitter crusting (1981). Figure 13A), and is amplified by the tone amplifier circuiting (including lone amplifier 1751, Figure 17D and power boost amplifier 2102/2112 of Figure 21.

At 2706, the amplified fore signal is selectively oxupled from the power board amplifier cristity through the capacitance source resistance network 1959, Figure 1981, At 2707-2706, the capacitance reference signal is applied to one side of the lest pair, via test conditioning relays (Figures 14-15) and the relay connector/protection circuitry (Figures 14-15). At 2709, except when the other side of the rest pair is shorted to ground the signal is also applied to the power operational amplifier circuitry (2112/2102 of Figure 21). At 2708-2709, a duplicate of the capacitance reference tone signal is applied to the other side of the test pair, via test conditioning relays (Figures 14-15) and the relay operational amplifier circuitry (2112/2102 of Figure 21).

At 2711, the (delayed signal) output of the power boost amplifier circuitry is frequency band-limited (to

eluminate noise) by the bandpass filter (1922, Figure 19A). At 2712 it is then compared in the zerocrossing (lead/lag) phase detector circuit (1900, Figure 13A) with the power boost amplifier reference signal

(supplied by the power boost amplifier at 2705). At 2713, the time interval of the digital signal output by the phase delector, which represents the phase difference between the reterence (STRT) and delayed signals (STOP) is measured over a prescribed number signal periods (e.g. ten) for ten periods by phasepariod counters of the immigliounter chips (CTCs) 901-904 of Figure 9, which then forwards this phase information to the CPU.

Via a separate, parallel path at 2744, the band-invited delayed eignal output from the bandpass filter oriculty is divided down by the voltage divider (1801, Figure 18), and translated at 2715 to a DC voltage by the RMSDIC converter (1701, Figure 17A). The resulting DC analog voltage is then read at 2716 by the AD converter (1710, Figure 17A8), which sends this amplitude data to the CPU. The differential capacitance or AC resistance of the test pair is derived in the processor from the phase and amplitude measurements, which are based on the RC time constant of the line capacitance and source resistors under

7. Transmission Level Measurement (Figure 28)

The transmission level measurement parforms a measurement of a signal applied to the test pair and calculates the Gelm value of the signal. The signal is band-imitted turough a programmable fitter (e.g., between 300 and 3000 Hz). The system bridges onto the test pair, reads the AC voltage on the test pair and reports the converted dfin value. If the mittal voltage reading is less than a presented value (e.g., 130 mt/s), (i.e. XIQ amplifier activity, cesoribed above, may be employed to provide improved granularity from which a second measurement and associated calculation may be performed. This second dfin value is then reported as the measurement value of the line transmission level. More particularly, AC signals from the test pair are field at 2801-2803, through the circuitry of Figures 14-15, including relay input connect protect circuitry, test pair transferrer (1503, Figures 15), and test conflicting relays (K18, K19 and K20, which connect the required termination resistance, 600 or 900 ohms, via resistors 1507, 1500, as shown in Figure 1510 and provide xi or provide x for

xIO gain. The amplified signals are then hand-limited at 2805 by the bandpass filler (1920, Figure 19), and divided down at 2806 by the voltage divider network (1801, Figure 16). The divided analog AC voltage is then converted at 2807 to a DC voltage by the RMSIOC converter (1701, Figure 17), and read by the AD conventor (1710, Figure 17), at 2808. The digitized output of the AD converter is placed on the bus and read by the CPU (501, Figure 5), where the deolbet (68) levels a actuated by evel as of the discussions.

8. Dial Tone Detection (Figure 29) The purpose of dial tone detection is to evaluate the dial tone on the line which is connected to the test pair. Dial tone testing includes monitoring for, may include and attempting to break, dial tone for prescribed periods of time.

In order to detect dial tone, either the test pair reley (K17, Figure 15) or the monitor pair releys (K23, K16, Figure 15) are outpied through relay connection/praction paths 2001, 2903 to respective levelation transformers (1503, 1520, respectively, shown in Figure 15), depending on the test requirement. Via test conditioning relays (Figures 14, 15), the dial tone signal is coupled at 28,005 to the amplified roticity of Figure 20. At 2907 the dial tone signal is supplied (finanstramer loses are connected and x or x10 gain is selected), and the amplified signal is then band-i-mitted at 2908 (by bandpass filter 1920, Figure 19). The subhappass-filtered signal is optical at 2909 to the votage divider network (1601, Figure 16). The resultant divided signal is then converted into a DC votage and 2910 by the RMS/DC converted (1701, Figure 17). As described previously, the high speed comparator is operative to provide a high digital logic level to a parallel port read by the CPU, if the dial tone signal exceeds a reference votage supplied at 2912, by the DAC (1720, Figure 173), which is set at a timeshold value representative of a converted -3368 signal level. On the other hand, a low logic level from the high-speed comparator indicates the absence of dial tone.

9. Rotary Dial Analysis Figure 30)

Rotary dial analysis monitors the make and break times of the pulses being examined on the test pair. For rotary dial signal analysis, the (rotary dial) signal is coupled at 3001 - 3002 through the relay connectil protect croustry and test conditioning relays (Figure 14, 15), which provide CO, battery loop power at

3003, to an off-hook detection comparator (1231, Figure 12C), at

3004. The off-hook comparator is operative to output a digital low logic level during the "make" part of the

cycle, when the rotary signal is more negative than a prescribed (-1.8 VDC) threshold, supplied at 3006, ("Practica" are indicated by a high longic level). The limit intervals of the make and breaks puises are measured at 3006 by counter/timer chip (CTC) (851, Figure 8), which couples the information to the CPU 1.0 DTMR ("Growth Tome) betterion ("Figure 1).

Youch tone or DTMF signat analysis performs a test of the DTMF digits reneived on the test pair during the test period. A prescribed number of digits and a given wait time are employed, in order to defect DTMF signals, either the test pair relay (K17. Figure 15) or the monitor pair relays (K23, K16, Figure 15) are coupled through relay connection/protection paths 3151-3102, 3104-

3105 to respective isolation transformers (1503, 1520, respectively, shown in Figure 15), depending on the DTMF path of interest. Via test conditioning relays (Figures 14, 15), the signal is coupled at \$103 to the amplifier circuitry of Figure 20, which compensates at 3105 for transformer loss and provide xl or xlO cain). The loss-compensated (amplified) signal is then coupled at

3106 to a DTMF receiver (1211, Figure 12A), which reports data of DTMF signals received via port 1213 (Figure 12A) to the CPU. Figure 191 is coupled through a relay connection-profection path to an isolation transformer (1503, Figure 15) at 302. Via test conditioning relays (Figures 14, 15), at 3030, a path is provided at 3304 to high impedance monitor buffer amplifier circuit 1550 (Figure 15). At 3306, the cascaded monitor pair relay path 1423. K18, Figure 15) is coupled via isolation transformer (1520, Figure 15) at 3006, both impedance monitor amplifier 1550.

HOLD (Figure 34)

The Hold function involves remaining off-hook on the monitor pair without a test pair-to-monitor pair connection or battery loop power being applied, as shown at relay connection 3401 for the monitor pair, per se, and the relay connection to test conditioning relays for the test pair, at 3402 and 3403, separate from a connection to the monitor pair.

12. Tone Generation (Figure 35)

As described previously, all tone signals are based upon digitally generated clock signals that are controllably comband, filtered and amplified to protocute the desected tone signal. Those generation may involve the provision of a prescribed tracer tone (e.g. 577.5 Hz at 10.6 dBm) to the test pair and interrupting the tone at a defined rate. For tone generation, as shown at 2501, processor look signals are applied to the immigrocurator triple (901-904, Figure 9) and selectively divided down to produce the digital clock components of which the tone signal is comprised. The peak-to-peak amplitude of these signals is set by the DC level output by DAC. at 3502, and the signals are selectively summed at 3503, as necessary by the frequency adderfastisctor circuitly (Figure 138). The resulting sine waves are coupled at 3504, to the losspass filter circuitry (Figure 19e), and the filtered tones are then amplified through the tone amplifier stage (1751; Figure 17D) at 3505 and coupled to their destination through the test conditioning risinay (Figure 14, 15), at 3505, which provide connections with the required termination resistors (as shown in Figure 15), at 3507.

13. Ring (Subscriber) Test (Figure 36)

The ring subscriber function applied a selected one of a plurality of available types of ringing signals to the feet pair. Such ringing signals include: R NEG corresponding to a negative superimposed may signal applied to the ring side of the line, R POS corresponding to a positive superimposed ring signal applied to the ring side of the line, T NEG corresponding to a negative superimposed ring signal applied to the ring side of the line, and T POS corresponding to a negative superimposed ring signal applied to the tip side of the line, and T POS corresponding to a positive superimposed ring signal applied.

to, the tip side of the line.

When performing a ringing test, the RAMU applies the ringing signal to the test pair and monitors like like for a subsequent ring trip. Once the test pair goes off-hook, the RAMU removes the ringing signal from the test pair and places like caliback in talk mode, with battery lop power applied in the forward polarity state.

As shown in the signal flow path connection diagram of Figure 36, to conduct a ringing signal lost, a signal is connected from a ringer (or also applied to the test pair) with the proper ring cadence through the relay connectiprotect circuity 3601, 3602 to respective test conditioning relays (Figures 14, 15), at 3603. Via the conditioning relay circuit path (Figures 14-15), the signals are then steered to the U. 716, 11/90 or 11/900 or 11/900 vialage divider network 3604 (1601, Figure 16). The divided analey AC vialages are then coupled at 3605 to the RMS/OC converter (1701 at Figure 17A), which translates the RMS vottage to an analog DC violage. This analog DC voltage is then read at 3605 by the AD converter (1710, Figure 17A), which is turn sends digital AC voltage measurement data to the CPU (1601, Figure 9, 14, Off-thock).

Detection (Figure 37)

Off-hook debeation monitions the line under test to determine whether line vortage indicates that the subscriber firmalization device is off-hook, for off-hook detection, the subscriber firms is coupled at 3701-3702 through the relay connect/protect circularly and feet conditioning relays (Figure 14, 16), which provide CO, battery loop power at 3703, to an off-hook detection comparator.

(1231, Figure 120), at 3704. The off-hook comparator is operative to output a digital low logic level to a parallel port read by the

CPU when the subscriber is off-hook. As described previously, an 10f-hook foodfibor is declared when the signal level is more negative than the -1.8 DC threshold provided a 3705. 15. Alarm Contact Classine Defection (Figure 38) To detect an alarm contact closure, the alarm input is coupled at 3801 through relay connect/protect circuitry (Figure 14, 15) and applied, at 3802, to an alarm threshold detector circuit (1221, Figure 123), the input of which is oxigined to source to detect the open or

closed condition of contact of an alarm reby (KT, Figure 128). As explained previously, the alarm input level is compared in the threshold circuit with a prescribed DC reference voltage (e.g. 0.98 VDC), shown at 3803, to indicate whether an external alarm contact obsure condition has occurred. The alarm comparator output is low when an alarm contact closure, condition has been asserted. MAU OPERATING SYSTEM.

As explained previously, when the integrated RAFUMAAU system of the present invention is remotely commanded to operate as a metallib access unit, the system receives commands from a direct access test and (DATU) and performs inter conditioning functions on the test the provided by the pair gent system. A non-firrilling example of a direct access test unit that may be employed for this purpose is described in the U.S. patient to Chan et al., entitled "Direct Access Test Unit for Central Office," No. 4,841,560, Issued June 30, 1999.

When operating in the MAU mode, diagrammatically illustrated in the block diagram of Figure 39, the system is capable of conditioning a lin accordance with selectively invoked MAU functionality, using the relay connection that the described above in connection with the description of the RMU operating system. In the MAU mode the following (verifiable or demand) conditioning functions may be invoked, using the relays shown in Figures 14 and 15, described above.

Open Line - in which the line under lest is disconnected;

Short Line - for the test pair, Tip and Ring are shorted together;

Short To Ground - for the test pair, Tip, Ring, and Ground are all shorted togsther;

Tip Ground - for the test pair, Tip is shorted to Ground, with Ring open; and

Ring Ground - for the test pair Ring is shorted to Ground, with Tip open. To verify any of the above conditions (with the exception of open tine), an internal resistance measurement is conducted, prior

to providing a connection to the external line. AC LINE CONDITIONING

For AC line conditioning, a high level (tracer) metallic tone (e.g. a 57.7.5 Hz tone at a level of 25dBm) is coupled to the line as a trp and ring tone, using the lone generation croutry and poin connections described above, except that presented parameters of MAU lone signals are different from RMU lones. For tip tone and ring tone conditioning, the tone (e.g. a 57.7.5 Hz tone as a level of 19dBm) is coupled to the line single sided (flip-ground or ring-ground). The interruption rate for a mMU tone may be on the order of 6.7 Interruptions per second for an RMU tone). To verify placement of a tracer tone on the line, an internal framersistion level measurement is conducted prior to connection to the line, HOLD TEST.

For a hold test the system maintains the line conditioning currently invoked for a prescribed period of time (e.g. 1-99 minutes), which begins when the system goes back on-hook. Functions which may be held are open line, shorted line, short-i-o-ground, tip-io-ground, ring-to-ground, lip tone, ring lone, and tip and ring tone, referenced above.

As will be appreciated from the foregoing description, the substantial cost associated with the installation and servicing to separately declicated telephone into testing and conditioning systems, and the initiated capabilities of such units are effectively obviated in accordance with the processor-confolied integrated telephone line measurement and conditioning system of the present invention, which provides a

multiplicity of measurement and conditioning functions that are selectively executable in response to commands is supported from a remote command site. As described above, the dust investment and conditioning capabilities of the architecture of the present invention impact both virtual remote measurement unit (RMU) functionality and virtual imetallia cacces unit (RMU) functionality that may be individually accessed and controlled. The RMU operates primarity as a technical that that performs mechanized loop testing MLT) trads, while the MMU is coverable to the

impair prescribed electrical conditions to a specified line circuit. When controllably accessed to operate as a virtual RMU, the present invention responds to instructions from a command site (loop maintenance operations system) and performs single-line demand tests on a line provided by a pair gain system. To operate as an MAU, the system receives commands from a direct access test unit (DATU) and performs line conditioning functions on the lest the provided by the pear gain system.

While we have shown and described an embodiment in accordance with the present invention, it is to be understood that the same is not limited thereto but is susceptible to numerous changes and modifications as known to a person skilled in the art, and we therefore do not wish to be limited to the details shown and described herein but intend to cover all such changes and modifications as are obvious to one of ordinary skill in the art. A processor-controlled integrated telephone line measurement and conditioning apparatus installable at a remote site provides a multiplicity of measurement and conditioning functions that are selectively executable in response to commands issued from a supervisory command site. The dual measurement and conditioning capabilities of the architecture of the present invention impart both virtual remote measurement unit (RMU) functionality and virtual metallic access unit (MAU) functionality that may be individually accessed- and controlled. The RMU operates primarily as a test head that performs mechanized loop testing (MLT) tasks, while the MAU is operative to impart prescribed electrical conditions to a specified line arout. When controllably accessed to operate as a virtual RMU, the present invention responds to instructions from a command sile floop maintenance operations system) and performs single-line demand tests on a line provided by a pair gain system. To operate as an MAU, the system receives commands from a direct access test unit (DATU) and performs line conditioning functions on the test line provided by the pair gain system.

Patent
(MODIFICATION
OF
OPER. j | Next
Patent
(MANDLING OF
INTERACT...) >

< Previous

Copyright 2004-2007 FreePatentsOnline com. All rights reserved. Contact ox, Privacy Policy & Terms of Use.